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ABSTRACT 
Energy Harvesting From Elliptical Machines Using Four-Switch Buck-Boost Topology 
Alvin Jay Hilario 
 
 This thesis presents the topic of using the Four-Switch Buck-Boost topology as a 
DC-DC converter for the Energy Harvesting from Elliptical Machines Project. The 
project works toward providing a modular synchronous power generation system. Due to 
the dynamic and sporadic output voltage and power characteristics of the Precor elliptical 
machine, the system requires a DC-DC converter as a voltage preregulator. The inherent 
wide input range, high efficiency, and low parts cost of this converter well suit the 
application. This paper further discusses other topologies and their shortcomings, as well 
as characterizes the Precor elliptical machine and Enphase Microinverter for interfacing. 
This report contains a detailed discussion on component selection and PCB layout. The 
converter averages 94% efficiency during a normal workout power range. This paper also 
derives a system level control scheme for a modular grid-tie energy harvesting power 
electronics unit. The Four-Switch Buck-Boost topology efficiently and effectively 
harvests energy from the Precor elliptical machine as a constant input impedance and 
wide input voltage regulator for a constant voltage grid-tie inverter. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Keywords:  DC-DC Converter, Four-Switch Buck-Boost Topology, Energy 
Harvesting from Exercise Machines, Precor Elliptical Machine, Enphase 
Microinverter 
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CHAPTER 1: INTRODUCTION 
1.1 Introduction 
 This DC-DC converter project aims for functionality, power delivery 
optimization, and safety standard compliance. The Cal Poly REC Center’s current 
renovation provides an opportunity for the Energy Harvesting from Exercise Machines 
Project, EHFEM for short, as shown in the Figure 1 block diagram area of focus. The 
DC-DC converter stabilizes the output voltage of the Precor elliptical machine for direct 
input into the Enphase Microinverter. In previous projects, the converters did not fully 
meet the demanding design specifications required by the application to fully extract the 
energy from the elliptical machine. This thesis discusses various topologies and their 
suitability for this application. My research shows that the Four-Switch Buck-Boost 
(FSBB) topology best suits the current system, but some companies have already 
implemented their own solution. 
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Figure 1: System Block Diagram 
1.2 State-of-the-Art 
Currently, a few companies provide energy harvesting solutions for exercise 
machines, such as ReSource Fitness, ReRev, and The Green Revolution. ReSource 
Fitness and The Green Revolution manufacture stationary spin bicycles to harvest energy. 
ReRev offers a different EHFEM solution. They retrofit old machines to harvest energy 
to feed it back into the grid. Their main focus lies with the Precor’s elliptical trainers. 
According to ReRev’s website, about 28 university recreational centers implement their 
system for energy harvesting [1]. 
The Precor elliptical machine provides physical resistance for the user using a 
permanent magnet synchronous generator. The generator outputs six phases, which it 
later rectifies into a DC voltage. A resistor then takes the DC voltage and dissipates it as 
heat. 
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Cal Poly’s first attempts to harvest energy included purchasing off-the-shelf DC-
DC converters and an Enphase Microinverter. The project group managed to harvest 
energy with 40% efficiency for lower power levels, but their system failed to provide any 
power generation at higher power levels. Thus, the project necessitates an application 
specific DC-DC converter design. 
1.3 Thesis Statement 
 This report provides research, analysis, and experimentation results to defend the 
following thesis statement. 
The Four-Switch Buck-Boost topology efficiently and effectively harvests energy 
from the Precor elliptical machine as a constant input impedance and wide input voltage 
regulator for a constant voltage grid-tie inverter. 
1.4 Design Goals 
 The following design requirements and specifications for the proposed DC-DC 
converter derive from safety, economic, sustainability, and system interfacing 
considerations. 
1.4.1 Design Requirements 
• Conform to all safety requirements outlined in UL 1741 
• Conform to IEEE code 1547 
• Maintain the exercise machine’s overall experience 
• Cost less and/or recover initial investment faster than current system 
• Meet and/or exceed the current system’s life expectancy 
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1.4.2 Unambiguous and Verifiable Project Specifications  
• DC Input = 5-52V 
• Maximum Input current = 5A 
• Maximum Output current = 7.5A 
• Nominal Output Voltage = 36V 
• Maximum Output Power = 275W 
• Full Load Efficiency ≥ 90% 
• Efficiency at System Typical Power Levels ≥ 90% 
• Output Voltage Ripple ≤ 5% 
• Fit within the confines of the elliptical machine 
 
 
5 
 
1.5 Timeline of Tasks and Milestones  
 
Figure 2: Project Gantt Chart
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1.6 ABET Senior Project Analysis 
1.6.1 Economic 
 The economic impacts of this project include potential money savings for both 
consumers and utility companies. Consumers who generate their own power will start 
saving money after the recovery period for the primary sunk investment passes. By 
generating electricity at the point of use, consumers and utility companies can save on the 
power lost as heat in long electrical transmission lines. Furthermore, avoiding HVAC 
cooling for the heat dissipating resistor and reducing greenhouse gas emissions will 
contribute to savings. Also, business opportunities will arise to utilize this new 
technology. Gyms incorporating these machines may earn money through means other 
than membership fees. 
 As outlined in Dr. Braun’s EHFEM proposal, deploying these synchronous power 
exercise machines in 3,000 fitness centers conservatively generate 7.2GWh of electricity 
per year, and on a national scale, 51.2GWh [2]. These numbers derive from a 
conservative estimation of a 100W workout, with 90% inverter efficiency, DC-DC 
converter efficiency of 80%, 0.5% efficiency degradation, and 12 hours of machine use 
per day for 41 weeks out of a year [2]. Electricity costs 11.9 cents/kWh for the first year, 
and then the costs increase 3% annually [2]. Avoided HVAC cooling saves $7/MMBTU, 
2.4 cent/kWh, and avoided greenhouse gas emissions save $40.2/ton CO2, 2.8 cents/kWh 
[2]. Along with these parameters achieving a zero lifecycle cost, the added cost to 
modifying the machine for synchronous power generation must lie under $360 [2]. By 
achieving a DC-DC converter with 94% efficiency, this value raises to $425. 
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1.6.2 Environmental 
 The use and growth of energy harvesting from exercise machines could relieve 
some of the dependence on non-renewable energy sources such as petroleum, steam, 
nuclear, and coal. Some of the processes used to extract energy from these sources 
produce negative byproducts such as chemical, air, and thermal pollution. Although 
diverting some power generation to a renewable source such as the EHFEM project will 
reduce pollution from power generation, the processes used to manufacture the parts and 
components for the electronics and plastics to harvest the energy still produce pollutants. 
1.6.3 Sustainability 
 Sustainability arises often today with our planet’s diminishing natural resources 
and ever expanding population. This in turn promotes the innovation of technology with a 
focus on renewability and efficiency. In normal unaltered operation, the Precor elliptical 
machine dissipates energy in resistive coils as heat to provide physical resistance for the 
user. Harvesting this energy and feeding it back into the AC grid provides a pseudo-
distributed power generation infrastructure. This type of infrastructure saves the 
electricity utility companies from the loss of power as heat through long transmission 
lines, thereby making power delivery more efficient. Lastly, replacing the heat dissipating 
resistors decreases the HVAC cooling load. 
1.6.4 Manufacturability 
 By design, the new electronics for energy harvesting utilizes generic printed 
circuit board fabrication and component placement as used in other PCBs inside the 
Precor elliptical machine. These PCBs allow for quick duplication via solder reflow 
ovens. Interconnections between the machines, microinverters, and the AC grid prompt a 
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safe and easy scheme. Manufacturing new machines with the new hardware, or 
retrofitting machines to accommodate the new hardware, represent viable options. 
Retrofitting requires a professional and certified touch to ensure proper installation and 
safety, as well as an additional fee for labor costs. 
 Using this modular approach for interconnecting each exercise machine, the 
project becomes easily scalable, as opposed to having a minimum and maximum number 
of machines per centralized inverter. This also minimizes the cost of construction for 
accommodating the larger and more hazardous infrastructure of a high voltage 
centralized inverter design. 
1.6.5 Ethical 
 The ethical concerns mainly lie with energy harvesting from a human being and 
the concept of lowering overall power consumption. Harvesting energy from a human 
brings the question of ownership. Who gets to claim the energy harvested? The owner of 
the equipment or the user? Ownership eventually translates to a monetary value in this 
case. In an ethical egoism point of view, this adds incentive for working out more, but 
then again the fitness center owner provides the equipment for harvesting energy 
originally lost as heat. In an altruistic and eudemonia sense, the user experiences self-
gratification from generating usable energy for the greater good.  
In designing this product, engineering ethics plays a role in the allowable 
tolerance for safety. One must ensure that the product not only meets but also exceeds 
safety measure to account for unexpected factors. Another issue involves the breakeven 
point on one’s electricity bill. The utility companies do not refund or rollover credit for 
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the extra power generated. In other words, the utility companies do not pay for the 
surplus power from the labor. 
1.6.6 Health and Safety Issues 
 In order to safely harvest energy from the exercise machines, the modifications 
need to implement necessary precautions and comply with industry safety standards. The 
strictly electrical, in other words non kinetic, modifications require sufficient insulation 
from the user directly and indirectly through any conduction path. Such precautions 
include insulation, properly sized and rated components, non-obstructive placement, and 
built-in fault protection circuitry. Unlike other forms of power generation, EHFEM uses 
the kinetic energy from humans that also burns calories and gives a cardiovascular 
workout. 
1.6.7 Social and Political 
 In today’s society, health and environmental awareness lack popularity. With the 
added incentive of power generation for cost savings, a shift may occur to promote 
healthy and environmentally friendly practices. This shift can produce a subculture of 
environmental and health minded groups devoted to the cause that can have a broader 
reach than ever before. Many power generation projects, such as off shore windmills, do 
not bode too well with local residents due to unsightliness and other small factors, but the 
footprint of energy harvesting machines will essentially replace the footprint of old model 
exercise machines. It seems the public will most likely accept this form of power 
generation more readily than others. 
 In politics, especially in California, a large portion of the budget falls into the 
promotion of renewable practices and power generation. Businesses choosing to employ 
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this technology may receive incentives if a push for such “green” practices becomes large 
enough. To draw from the ethical considerations, a proposed bill may solve the 
controversy regarding compensation or lack thereof for surplus power generation. 
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CHAPTER 2: CHARACTERIZATION OF CURRENT SYSTEM 
2.1 Introduction 
This chapter provides characterization models for the various parts of the system. 
Interfacing the converter to these components together through understanding of the 
system requires an accurate model. For microinverter testing, the output connects to a 
240VAC source while the input connects to a 190W DC power supply. Testing the 
elliptical machine requires a digital multimeter and oscilloscope connected across the 
onboard resistive load.   
2.2 Precor Elliptical Machine 
Figure 3 models the Precor elliptical machine through the use of previous data 
collected by colleagues who previously worked on the EFHEM Project [3]. The data 
shows the positive correlation between the rectified and filtered average output voltage of 
the machine to a 10Ω resistor, physical resistance level of the machine, and the user’s 
strides per minute (SPM).  
  
 
fu
ot
3
ou
an
th
Using
nction, I av
herwise kno
.143V to the
tput voltag
d b corresp
e “0” physi
Figu
 the prelimin
eraged outpu
wn as the y
 y-intercept 
e given phys
ond to outpu
cal resistanc
re 3: Output V
ary trendlin
t voltages a
-intercept, o
for all the tr
ical resistan
t voltage, s
e level. The
12 
oltage versus P
es derived b
t the theore
f each data 
endlines. Th
ce level in t
lope, physic
 slope, m, ex
hysical Resistan
y Microsof
tical “0” phy
set and set th
is provides
he format o
al resistance
presses a fu
ce Level 
t Excel’s lin
sical resista
at average v
 a characteri
f y=mx+b, w
 level, and o
nction of st
ear regressio
nce level, 
oltage of 
stic equation
here y, m, x
utput voltag
rides per mi
 
 
n 
 of 
, 
e at 
nute. 
  
 
re
li
th
eq
P
d
E
   
E
The sl
lationship s
near or poly
eoretical ou
uation of st
recor elliptic
ifferent form
quation 1: Qua
quation 2: Line
Figure 4: Re
opes versus
hown in Fig
nomial equa
tput voltage
rides per mi
al machine
s of regress
dratic Regressi
ar Regression D
gression Tren
 their strides
ure 4. Regre
tion. By com
 derived fro
nute (SPM)
. Equation 1
ion: 
on Derived Mo
erived Model 
13 
dlines for Slo
 per minute
ssion analy
paring the 
m a linear an
 and physica
 and Equatio
del Equation 
Equation 
pe versus Str
 speed from 
sis can mode
data for the 
d quadratic
l resistance 
n 2 model t
ides Per Minu
Figure 3 cre
l this relatio
actual outpu
 regression,
level can cl
he elliptical
te 
ate a 
nship into a
t voltage an
 a two-varia
osely model
 machine via
 
 
 
d 
ble 
 the 
 two 
 
 
 
 
14 
 
 
Table 1: Modeling Performance Data 
 
 
Vo Theo [V] % Error Vo Theo [V] % Error
1 188 0.04 5.82 N/A 6.14 N/A
2 166 9.87 8.35 15.43% 8.67 12.18%
3 158 12.76 10.82 15.19% 11.17 12.46%
4 170 15.29 13.62 10.90% 14.37 6.05%
5 148 16.29 15.61 4.16% 15.98 1.89%
6 162 20.45 18.63 8.88% 19.46 4.85%
7 150 22.54 20.70 8.17% 21.27 5.64%
8 174 26.5 24.23 8.57% 25.93 2.14%
9 164 29.26 26.47 9.52% 27.81 4.96%
10 158 30.75 28.74 6.54% 29.90 2.76%
11 172 35.63 32.05 10.04% 34.24 3.90%
12 162 37.3 34.13 8.51% 35.77 4.10%
13 160 40.01 36.57 8.61% 38.21 4.50%
14 115 37.48 33.62 10.29% 34.10 9.01%
15 104 37.16 33.71 9.28% 34.53 7.07%
16 98 33.98 34.42 1.29% 35.59 4.74%
17 100 36.9 36.85 0.12% 37.98 2.94%
18 80 29.22 33.29 13.94% 36.15 23.70%
19 94 34.9 39.18 12.25% 40.85 17.06%
20 100 42.84 42.80 0.09% 44.13 3.02%
Average 8.52% Average 7.00%
Ellitpical 
Resistance 
Level Setting
Strides Per 
Minute Vo Exp [V]
Quadratic Linear
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equation models the Precor elliptical machine output voltage for future reference. In 
addition, the output current equation equals the output voltage equation divided by 10Ω. 
Hooking up the elliptical machine to an electronic load at different resistance levels 
varied the user experience. Any deviation from 10Ω leads to a decreased physical 
resistance experienced by the user. 
Further system testing shows the elliptical machine does not output a flat DC 
voltage. The onboard power electronics unit denotes the generator as a six phase 
synchronous generator. Most likely, the power electronics unit rectifies these six phases 
from the stator into a DC voltage then dumps it into the 10Ω resistor. As speculated by 
Professor Dolan, the changes in physical resistance felt by the user through the use of the 
‘resistance level’ buttons derives from changing the firing angle of the controlled 
rectifier. This allows for more current/power transfer into the 10Ω resistor. Typical 
outputs appear as in the following waveforms captured via the HP 54645A Oscilloscope. 
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Figure 6: Elliptical Machine Output Voltage - Resistance Level 5 @ 150SPM 
 
Figure 7: Elliptical Machine Output Voltage - Resistance Level 10 @ 100SPM 
10Vpp Ripple
14Vpp Ripple
16.1VDC
DC Ground
DC Ground
24.4VDC
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Figure 8: Elliptical Machine Output Voltage - Resistance Level 10 @ 120SPM 
 
Figure 9: Elliptical Machine Output Voltage - Resistance Level 10 @ 150SPM 
DC Ground 
DC Ground
16Vpp Ripple
19Vpp Ripple
27.9VDC
29.8VDC
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Figure 10: Elliptical Machine Output Voltage - Resistance Level 10 @ 180SPM AC Coupled 
 
Figure 11: Elliptical Machine Output Voltage - Resistance Level 17 @ 180SPM AC Coupled 
26Vpp Ripple
32Vpp Ripple
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Table 2: Elliptical Machine Output Data 
 
 
From Table 2 and the previous figures, the elliptical machine outputs a sawtooth 
waveform with a DC offset. The peak to peak ripple voltage grows proportionally with 
respect to resistance level and strides per minute, with peak to peak voltages above 30V. 
A large input stage capacitor can addresses the large voltage ripple. Also, the elliptical 
machine outputs a near 40kHz signal at lower speeds at the order of 100-120SPM, and 
averages 31kHz from speeds from 150-180. The control system inside the onboard power 
electronics unit dictates the output based on parameters such as strides per minute and 
resistance level. It may also sense the present load and adjust for it. The typical waveform 
figures show the changes in the controlled rectifier firing angle. The resistance level on 
the elliptical machine’s user terminal ultimately sets the firing angle. The firing angle 
increases proportionally with the resistance level. In Figure 6 the duty cycle stays at 5%, 
while in Figure 11 the duty cycle maintains 50%. As the resistance level increases, the 
time for the rising slope also increases for a given SPM. This allows the voltage to attain 
a higher peak voltage, thus giving the increased peak to peak ripple voltage. In addition, 
at a higher SPM, the induced voltage on the synchronous generator increases. This also 
contributes to the increase in average and peak to peak ripple voltage. At the same 
resistance level, the DC offset and ripple voltage proportionally increasing with the SPM. 
Resistance Level SPM f [kHz] Vrms [V] Vpp [V] Figure #
2 150 31.85 9.1 5 ‐
5 150 31.75 16.1 10 6
10 100 40.7 24.4 14 7
10 120 39.81 27.9 16 8
10 150 31.65 29.8 19 9
10 180 31.45 32.6 26 10
15 150 31.3 40.7 ‐ ‐
17 180 32.3 ‐ 32 11
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Figure 12 displays a possible architecture for the power electronics system. For now, 
these waveforms encompass the typical output of the elliptical machine to a 10Ω resistor, 
and will suffice until testing of the proposed converter since ultimately the microinverter 
dictates the load demand. 
 
Figure 12: Speculated Power Electronics Architecture for Precor Elliptical Machine 
 
With capacitor current equivalent to the capacitance multiplied by the derivative 
of voltage with respect to time, the following calculates the voltage ripple. 
 
Equation 3: Elliptical Machine Output Voltage Ripple 
 
 
Using a maximum input current of 5A based on the maximum input current 
design specification, input capacitance of 1000μF, and a 35kHz frequency waveform, the 
voltage ripple reduces to 143mV. This suffices for a stable input voltage. If later testing 
shows the application requires more filtering, the design will incorporate a larger 
capacitance. 
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2.3 Enphase Microinverter 
Currently the system uses the Enphase M175-24-240 microinverter. In addition to 
the specifications listed in Table 3, the M175 utilizes Maximum Power Point Tracking 
and complies with UL1741, IEEE1547, and FCC Part 15 Class B. The microinverter also 
requires a five minute synchronization period when first connected to the AC grid [3]. 
Table 3 displays a few specifications of the microinverter. 
Table 3: Enphase M175-24-240 Microinverter Datasheet Specifications [4] 
Input (DC) 
Recommended Input 
Power 210W 
Max. Input Voltage 54V 
Input Voltage Range 25-40V 
Max. Short Circuit 
Current 10A 
Max. Input Current 8A 
Output (AC) 
Max. Output Power 175W 
Nominal Output 
Current 750mA 
Nominal Voltage/Range 
240V (211-
264V) 
Nominal Frequency 
60Hz (59.3-
60.5Hz) 
Power Factor ›0.95 
Max. Units per Branch 16 
Peak Efficiency 95% 
 
The previously mentioned EHFEM Project group concluded that the inverter 
performs optimally with an input voltage of 36V [3]. Also after discussing with them 
regarding the method they used to test the microinverter, I realized they incorrectly tied 
the microinverter output to a three phase line-to-line voltage, which resulted in a voltage 
of 208VAC at 60Hz. With a voltage of 208VAC, the microinverter still operated since 
 
 
23 
 
this voltage lies within the extended voltage range of 206-269VAC. With this discovery, 
microinverter data previously taken by that group proves irrelevant. Figure 13 shows the 
setup for the new characterization. The two sets of crossed out efficiency data points 
display erroneous results. 
 
Figure 13: Enphase Microinverter Testing Block Diagram 
 
Table 4: Microinverter Efficiency and Input Resistance Data 
  
Vin 
[VDC] 
Iin 
[ADC] Vo [VRMS] Io [ARMS] 
Pin 
[W] Po [W] 
Efficiency 
[%} Rin [Ω] 
C
on
st
an
t V
ol
ta
ge
 
36.0 5.23 242.00 0.67 188.28 162.14 86.12 6.88 
36.0 5.00 241.90 0.64 180.00 154.82 86.01 7.20 
36.0 4.49 241.70 0.57 161.64 137.77 85.23 8.02 
36.0 4.00 241.60 0.50 144.00 120.80 83.89 9.00 
36.0 3.50 241.50 0.43 126.00 103.85 82.42 10.29 
36.0 3.00 241.10 0.36 108.00 86.80 80.37 12.00 
36.0 2.50 240.80 0.30 90.00 72.24 80.27 14.40 
36.0 2.00 240.50 0.17 72.00 40.89 56.78 18.00 
36.0 1.50 239.70 0.27 54.00 64.72 119.85 24.00 
36.0 1.00 240.00 0.11 36.00 26.40 73.33 36.00 
C
on
st
an
t C
ur
re
nt
 L
im
it 
40.0 4.75 242.20 0.67 190.00 162.27 85.41 8.42 
39.0 4.87 242.18 0.67 189.93 162.26 85.43 8.01 
38.0 5.00 242.12 0.68 190.00 164.64 86.65 7.60 
37.0 5.12 242.29 0.68 189.44 164.76 86.97 7.23 
36.0 5.25 242.14 0.68 189.00 164.66 87.12 6.86 
35.0 5.41 242.16 0.68 189.35 164.67 86.97 6.47 
34.0 5.57 242.21 0.68 189.38 164.70 86.97 6.10 
33.0 5.77 242.18 0.68 190.41 164.68 86.49 5.72 
32.0 5.99 242.25 0.68 191.68 164.73 85.94 5.34 
31.0 6.12 242.30 0.67 189.72 162.34 85.57 5.07 
30.0 6.12 242.11 0.65 183.60 157.37 85.71 4.90 
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Figure 14 and Figure 15 show the Maximum Power Point Tracking capability of 
the microinverter. In this experiment, a DC power supply, with a maximum output power 
of roughly 190W, set to 36V varies its current limit for Figure 14. In Figure 15, the input 
power stays constant and the input voltage varies. As the current limit lowers, the 
microinverter changes its input resistance to match a suitable input current for maximum 
power transfer. Due to the 190W limit of the power supply, the highest efficiency topped 
out at 86.12% and it lowered steadily as the current limit decreased until the input current 
reached two amps. The last two data points reveal erroneous results.  
Figure 16 verifies the optimal input voltage of the microinverter at 190W, 
previously tested by a prior group [3]. 36V stays as the optimal point of interest, and the 
graph shows a steady efficiency curve with a variation below 2%. 
 
 
Figure 16: Input Voltage versus Efficiency of the Microinverter 
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Figure 17 illustrates the sharp drop-off in efficiency for the input power range 
below 80W. This may pose a problem in the future for overall system efficiency since 
most energy harvesting occurs in that range.  At lower input power levels, the data 
appeared erroneous. Due to the 190W output power capability of the GW Instek GPR-
6060D DC power supply, testing concluded at 190W. Power levels above 190W prove 
irrelevant since they exceed power levels of a typical human workout. 
 
Figure 17: Input Power versus Efficiency of the Microinverter 
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2.4 DC-DC Converters 
In this section, a full characterization doesn’t prove necessary since the system 
will not utilize the previously used DC-DC converters. Instead, this projects benefits 
more from information regarding the performance and shortcomings of the converters. 
“At higher resistance levels, if the user decreases pace, he or she feels a large 
spike of physical resistance against their feet.” [Yuen] This change in physical 
resistance may cause a safety hazard since it’s an unexpected and abrupt change. The 
microinverter and its maximum power point tracking algorithm may cause this problem. 
Also, this affects the user experience, which opposes a design requirement. 
Maximum input voltage doesn’t fulfill the full range of voltage outputted by the 
elliptical machine. This causes the converter to shutdown from an overvoltage protection 
circuit, and thus provides no physical resistance to the user [Yuen]. The converters will 
not function for all resistance levels and speeds. This also poses as a safety hazard due to 
the loss of physical resistance. 
Lastly, the maximum efficiency reaches only as high as 80% [Yuen]. With a low 
efficiency, the maximum parts cost to achieve zero life cycle cost decreases dramatically. 
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CHAPTER 3: TOPOLOGY RESEARCH 
3.1 Introduction 
In choosing an appropriate topology, one must consider not only the full range of 
input power and input voltage, but more importantly, the typical input values. The 
maximum efficiency should occur at these typical input ranges. For this application, the 
input power spans from 5-275W, but the user usually outputs 60-100W as inferred by the 
elliptical machine characterization section. This translates as a voltage of roughly 5-52V 
full range, and 15-30V typical input range. With the output of the DC-DC converter 
specified as 36V, the converter steps up the voltage most of the time. This necessitates a 
converter with optimal performance in boost mode operation. The following sections 
cover a literature review and the chronologically walk through my thought process for 
methodically finding an appropriate topology for the project. 
3.2 Literature Review 
3.2.1 Current Implementations of EHFEM 
ReRev is one of the main leaders in EHFEM. They retrofit Precor elliptical 
machines for energy harvesting in a way that does not void warranty or violate UL 
standards. They utilize a centralized wind inverter with a 600V input, 240VAC split or 
single phase output, and 6kW capability [5]. Their controller utilizes the local power grid 
as a load. The only other technical specific written in their patent submission specifies the 
use of a diode for unidirectional current flow [5].  
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3.2.2 DC-DC Converter Topology 
In the topology research, I found many similarities with telecom converter 
applications in terms of specifications. They usually employ a converter with voltage step 
up and down capabilities, input voltage range of 36-72V, 48V output, and some have a 
300W power capability. The main difference in specifications lies with this application’s 
input voltage range extending down to 5V. This value sets a minimum inductance value, 
discussed in the components selection section further in the paper. By having such a low 
input voltage, the converter requires a higher than normal minimum inductance, thus 
driving up the cost and limiting the stock of usable inductors capable of withstanding 
high currents. Inductor current capability and inductance are inversely proportional in 
commercially available components. Custom inductors and transformers increase the cost 
of components significantly, thus are not considered in the converter design. 
A couple technical papers regarding the Four-Switch Buck-Boost converter state 
telecom converters use a two-stage or more configuration for the highest efficiency [6]. 
The first stage employs a non-isolated preregulator to stabilize the wide input range to a 
fixed 48V. Then, an isolated topology tightly regulates this voltage to 12V[7]. Some non-
isolated converters that have the step up and down ability include the Buck-Boost, Cuk, 
SEPIC, and Zeta converters. The Buck-Boost and Cuk converters are not desirable due to 
their negative output voltage. This leads to complex control circuitry. The SEPIC and 
Zeta resemble slightly reconfigured topologies based on the Cuk. Such converters have 
low power densities due to far too many passive components [7]. The two inductors/one 
transformer utilized by these topologies contribute towards low power density. For the 
same design specifications, Linear Technology’s LTC3780 Four-Switch Buck-Boost 
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converter maintains a higher power density; the inductor takes up one-fifth the footprint 
and one-fifteenth the volume of a SEPIC’s transformer [8]. In addition, the components 
of these four topologies experience high voltage stresses equal to the sum of the input and 
output voltages [6]. This causes more expensive components, and lower reliability. These 
considerations further reinforce my decision for the Four-Switch Buck-Boost topology. 
3.3 Chronologic Thought Process for Topology Decision 
The system may employ many topologies. One must decide between an isolated 
or non-isolated topology and a regular, otherwise known as “hard-switching,” or resonant 
topology, “soft-switching”. According to UL standards when dealing with voltages above 
42.5V, the converter must use an isolated topology to prevent user access. Using the 
premise that the Precor elliptical machine already deals with voltages above 42.5V by 
providing an enclosure to prevent and user access, this project may utilize non-isolated 
topologies. After talking with Professor Taufik regarding suitable topologies, high 
efficiencies do not require the use of a resonant DC-DC converter for the typical input the 
converter receives, even though resonant converters usually provide higher efficiency. 
This leaves many possible topologies to choose from. 
After researching controllers for different designs, the zero voltage switching, 
ZVS, resonant flyback topology controllers seem as the only option for a quasi-resonant 
topology. Other usable topologies include buck-boost, Quasi-Buck-Boost, SEPIC, Cuk, 
Forward, and Flyback converters. Half Bridge and Full bridge topologies do not suit such 
low input voltages. Also the Push-Pull topology’s four winding transformer drives up the 
converter cost significantly, thus it also does not suffice. 
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Table 5 and Table 6 show some preliminary duty cycle calculations for 
continuous conduction mode. The regular Buck-Boost and Cuk converters supply a 
negative output voltage, thus the switches will incur high voltage stresses and require 
more complex control circuitry. With higher voltage rated components, also comes 
incurring more cost. The forward converter requires a very low duty cycle for operation, 
which may prove unattainable for a controller to effectively implement. In addition, to 
get the duty cycle values down below 50%, the maximum duty cycle for the forward 
converter, the turns ratio increased to 10. With such a large turns ratio, the converter 
requires a custom transformer, and for cost effectiveness, disqualifies the forward 
converter from consideration. Also as an isolated topology like the flyback, the 
transformer raises the power loss, making these topologies less desirable. Using Equation 
4, Equation 5 and a typical switching frequency of 300kHz, the converter requires a 
critical magnetizing inductance of 51.5uH. The equations use output voltage of the 
converter, the turns ratio, and the duty cycle from Table 5 and Table 6. Such a large 
inductance value also necessitates a custom transformer. This leaves the SEPIC and 
Quasi-Buck-Boost converters left to evaluate. The LTC3780 datasheet gives the four 
switch Buck-Boost equations for duty cycles and minimum input voltages [9]. 
Equation 4: Average Current in Flyback Magnetizing Inductance 
ܫ௅௠ ൌ
ைܸ
ሺ1 െ ܦሻ ܰ1ܰ2
ைܸ
ܫை
ൌ
36ܸ
ሺ1 െ .878ሻ2 כ 36. 069ܣ
ൌ 0.284ܣ 
 
Equation 5: Critical Magnetizing Inductance in Flyback Transformer 
ܮ௠௖ ൌ
ைܸሺ1 െ ܦሻ
ܰ1
ܰ2
2ܫ௅௠ ௦݂
ൌ
36ܸሺ1 െ 0.878ሻ2
2 כ 0.284ܣ כ 300݇ܪݖ
ൌ 51.5ݑܪ 
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Table 5: Values for Duty Cycle Calculations 
 
 
Table 6: Preliminary Duty Cycle Calculations 
 
3.4 Quasi-Buck-Boost Controllers 
Regarding the Quasi-Buck-Boost topologies, two controllers stand out above the 
rest; Linear Technology’s LTC3780 and National Semiconductor’s LM5118. The 
following table provides the advantages of each controller. 
Table 7: Pros for Each Controller 
LTC3780 LM5118 
Typically runs in Boost Mode 
Vsupply can handle voltages up to 
75V 
Has simulation program  Less Components 
Synchronous rectification Excel Component Design Sheet 
Output overvoltage protection Soft-Start 
Peak output switch drive current 
3A   
 
Values Notes
Vin min [V] 5
Vin max [V] 60
Vo [V] 36
N2/N1 10 For Forward
N1/N2 2 For Flyback
Duty Cycle Equation D for Vmin D for Vmax Notes
Buck‐Boost/Cuk D=‐Vo/(Vo‐Vin) 87.80% 37.50% Both negative and duty cycles above 100%
Sepic D=Vo/(Vin+Vo) 87.80% 37.50%
Forward D=(Vo/Vin)*(N1/N2) 48.00% 4.00%
Flyback D=(N2/N1)*Vo/(Vin+Vo) 87.80% 37.50%
DBuck‐Boost = (200ns*300kHz)*100% = 6%
Buck Mode D=Vo/Vin 94.00% 60.00%
DMaxBuck = 100%‐DBuck‐Boost = 94%                        
Vmin = Vo/DMaxBuck = 38.3V
Boost Mode D=1‐Vin/Vo 86.11% 6.00%
DMinBoost = DBuck‐Boost = 6%                                        
Vmin = Vo/(1‐DMinBoost) = 33.84V
Four Switch Buck Boost
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Figure 18 and Figure 19 show the efficiency plots versus input voltage for each 
controller taken from their datasheets [9, 10]. As illustrated, the LTC3780 provides a 
better efficiency curve especially at the targeted output voltage. The different ways the 
controllers implement the buck-boost algorithm cause this phenomenon. The LTC3780 
either operates in boost, buck, or a combination of the two modes to provide the output 
voltage. The LM5118 on the other hand, operates as a buck until some voltage threshold, 
and then it operates in a buck-boost mode. For this application, the boosting mode 
characteristics are paramount, thus the LTC3780 trumps the LM5118 for its inherently 
better efficiency performance. After reviewing the datasheet more, the maximum duty 
cycle of the LM5118 reaches its peak at 80%. According to the buck-boost duty cycle 
function, Equation 6, shown below, with an output voltage of 36V and maximum duty 
cycle of 80%, the lowest input voltage required goes as high as 9V. This doesn’t suit the 
application well. 
Equation 6: Buck-Boost Duty Cycle in Continuous Conduction Mode 
ܦݑݐݕ ܥݕ݈ܿ݁ ൌ
ܸ݋ݑݐ
ܸ݅݊ ൅ ܸ݋ݑݐ
 
  
 
 
 
 
 
 
Figure 18: Efficiency Plot for the LTC3780 [8] 
 
 
 
 
 
 
 
 
Figure 19: Efficiency Plot for LM511 [9] 
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3.5 SEPIC and Four Switch Buck Boost Designs 
 Choosing between a SEPIC or Quasi-Buck-Boost converter requires further 
analysis using Linear Technology’s simulation program LTSPICE. A possible SEPIC 
converter design may use Linear Technology’s LTC1871.  Figure 20 and Figure 21 show 
the schematics for each configuration.  
 
Figure 20: Linear Technology LTC3780 FSBB Design Schematic [11] 
 
 
Figure 21: Linear Technology LT1871 SEPIC Design Schematic [12] 
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 Table 8 displays the testing parameters both of these converters use for 
simulation. For a given power level, one uses the associated input voltage and output 
current from the table. The input power dictates the input voltage assuming that the input 
impedance for the converter remains at ten ohms. Using a no power loss assumption, the 
output current derives from dividing the input power by the output voltage, 36V. Blue 
cells represent input values the converter can handle, and the red cells designate values 
outside the specification of the proposed converter. The dark blue cells show the typical 
input from an elliptical machine user. The simulation command employs steady state 
identification, denoted by “steady” in the command line, for the efficiency report. Also 
the simulation starts up external DC supplies at 0V, denoted by “startup.” In transient 
mode analysis, the simulation runs for several milliseconds depending on the converter’s 
settling time.  
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Vin [V] Iin [A] Pin = Po [W]  Vo [V] Io [A] Vin [V] Iin [A] Pin = Po [W]  Vo [V] Io [A]
5 0.5 2.5 36 0.07 33 3.3 108.9 36 3.03
6 0.6 3.6 36 0.10 34 3.4 115.6 36 3.21
7 0.7 4.9 36 0.14 35 3.5 122.5 36 3.40
8 0.8 6.4 36 0.18 36 3.6 129.6 36 3.60
9 0.9 8.1 36 0.23 37 3.7 136.9 36 3.80
10 1 10 36 0.28 38 3.8 144.4 36 4.01
11 1.1 12.1 36 0.34 39 3.9 152.1 36 4.23
12 1.2 14.4 36 0.40 40 4 160 36 4.44
13 1.3 16.9 36 0.47 41 4.1 168.1 36 4.67
14 1.4 19.6 36 0.54 42 4.2 176.4 36 4.90
15 1.5 22.5 36 0.63 43 4.3 184.9 36 5.14
16 1.6 25.6 36 0.71 44 4.4 193.6 36 5.38
17 1.7 28.9 36 0.80 45 4.5 202.5 36 5.63
18 1.8 32.4 36 0.90 46 4.6 211.6 36 5.88
19 1.9 36.1 36 1.00 47 4.7 220.9 36 6.14
20 2 40 36 1.11 48 4.8 230.4 36 6.40
21 2.1 44.1 36 1.23 49 4.9 240.1 36 6.67
22 2.2 48.4 36 1.34 50 5 250 36 6.94
23 2.3 52.9 36 1.47 51 5.1 260.1 36 7.23
24 2.4 57.6 36 1.60 52 5.2 270.4 36 7.51
25 2.5 62.5 36 1.74 53 5.3 280.9 36 7.80
26 2.6 67.6 36 1.88 54 5.4 291.6 36 8.10
27 2.7 72.9 36 2.03 55 5.5 302.5 36 8.40
28 2.8 78.4 36 2.18 56 5.6 313.6 36 8.71
29 2.9 84.1 36 2.34 57 5.7 324.9 36 9.03
30 3 90 36 2.50 58 5.8 336.4 36 9.34
31 3.1 96.1 36 2.67 59 5.9 348.1 36 9.67
32 3.2 102.4 36 2.84 60 6 360 36 10.00
Table 8: Input Voltage and Load Current Simulation Parameters 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
After simulating these circuits with a typical input voltage of 25V and input 
power of 70W, the four-switch buck-boost topology maintained an efficiency of 97.9%, 
and the SEPIC topology performed worse with an efficiency of 94.1%. The SEPIC 
design requires fewer components making it less expensive to implement, thus lowering 
the payback period for the initial investment even with the 4% lower efficiency. But after 
simulating the SEPIC with the maximum input voltage of 52V and input power of 275W, 
the controller did not regulate the output voltage with a load current of 7.5A. The 
voltages across the drain to source of the MOSFET reached voltages nearing 100V. This 
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requires a new transistor, but when choosing a new FET the Rds(on) also increased. In this 
controller, the Rds(on) also functions as the current sense resistor. In essence, no one 
transistor that meets all the criteria. Paralleling MOSFETs, IPB065N15N3, resolved this 
issue, but in turn added cost. These two transistors equaled the cost of the four transistors 
for the LTC3780 design. With the added inductor for the SEPIC design and the lower 
efficiency the Four-Switch Buck-Boost design seems like a better option. 
 Looking through the datasheet for the LTC3780, the maximum voltage supplied 
to Vin of the chip limits the voltage to 36V [9]. This prompts a separate means of stepping 
down the voltage from the elliptical machine to the chip by means of a buck converter or 
an alternative to handle the full range output of the elliptical machine. This makes the 
complexity and cost rise. When running the circuit in LTSPICE and powering the chip 
externally with a 30V supply, I noticed that the BOOST1 and BOOST 2 pins, maximum 
voltage rating of 42V, rose to a voltage roughly INTVcc, 6V, plus Vout, 36V, adding up to 
42V and INTVcc, 6V, plus Vin, 60V, adding up to 66V [9]. These pins served as a boosted 
floating driver supply with the help of the bootstrap capacitors. Figure 22 illustrates these 
violations of the maximum voltage ratings.  V(n008), green, and V(n009), blue, represent 
the voltage waveforms of BOOST2 and BOOST 1. 
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Figure 22: LTC3780 BOOST1, BOOST2 and Vout with Vin = 60V 
 
3.6 Dual Converter Design – Buck and Boost 
 Taking all this into consideration, no one commercial available controller exists to 
handle the wide output power range of the Precor elliptical machine. In this case, a 
converter that mimics the ideology behind the LTC3780 provides a feasible solution, 
which one converter would operate as a buck and another as a boost. The only downside 
to this solution lies in the fact that the output voltage of each converter cannot equal each 
other due to duty cycle limitations. Thus, the output voltages must differ in a way such 
that the input voltage ranges of the two converters slightly overlap.  
Other considerations include the fact that the boost converter handles all of the 
input power for a typical scenario. Also, the lowering the output voltage of the buck 
converter lowers the input power range, since the microinverter’s current limit maxes out 
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at 7.5A with power equaling voltage times current. Interfacing these two converters 
requires an under voltage lockout for the buck converter and an overvoltage lockout for 
the boost converter. Also, in choosing the frequency, one must keep in mind that the 
values of the inductor and resistors stay within a rational range. For example, lowering 
the switching frequency enhances the efficiency, but increases the inductance and 
resistors Ron and Roff as shown in the equations in Table 9. Lowering the frequency to 
100 kHz raises the inductance to about 30μH and Ron and Roff values above 1 MΩ. 
Table 9 and Table 10 show a preliminary derivation of the main components used 
in each design. Linear Technology’s datasheets provide the equations for calculating the 
component values [13, 14]. As seen in the table, the boost converter’s capabilities 
determine the buck converter’s specifications. In other words, at a certain output voltage, 
the minimum off time of the boost controller limits the maximum input voltage of the 
boost converter. Thus, to cover the full range of input voltages, I set the minimum input 
voltage of the buck converter one volt lower than the maximum input voltage of the boost 
converter. This lowers the output voltage of the buck converter, which also lowers the 
maximum input power since the microinverter only handles currents up to 7.5A. 
Assuming that the user typically does not supply these high power levels, on the order of 
230W, for an extended time, this lowering of the design specification proves acceptable. 
In the future, however, circuitry needs to address these transient input voltages, perhaps 
using a metal oxide varistor. Using LTSPICE, I built the schematics for the two DC-DC 
converter designs as shown in Figure 23 and Figure 24. The efficiency reports display 
efficiencies around 99%. 
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Vout 37.00 Constant V
tonmin 3.50E‐07 Constant s
toffmin 1.00E‐07 Constant s
frequency 250.00 Constant kHz
Toff (tonmin case) 4.00E‐06 =1/(frequency‐tonmin) s
ton (tofftmin case) ‐ ‐ s
Vinmax 34.02 =Vout*toffmin/(toffmin+Ton) V
Vinmin 5.00 Constant V
Iinmax 3.40 =Vinmax/10Ohms A
Pinmax 115.76 =Vinmax*Iinmax W
Iomax 3.13 =Pinmax/Vout A
Dmin 8.05% =1‐Vinmax/Vout %
Dmax 86.49% =1‐Vinmin/Vout %
deltaIL% 40.00% Constant %
deltaILmax 1.25 =Iomax*deltaIL% A
Lmin uH 13.82 =Vinmin*Dmax/(frequency*deltaILmax) uH
ILSatmin 23.78 = Iomax/(1‐Dmax)+Delta IL/2 A
R1:R2 ratio 11.59 =Vinmedian/1.55V
R1 200.00 Constant kOhms
R2 17.26 =R1/(R1:R2 ratio) kOhms
Roff 609.90 =(1+R1:R2 ratio)/(frequency*76pF) kOhms
INTVcc ‐ ‐ V
Ron ‐ ‐ kOhms
RFB1 300 Constant kOhms
RFB2 6.63 =RFB1/[(Vout/0.8V)‐1] kOhms
RNDRVmax 50 Typical Component kOhms
Rc 300 kOhms
Cc1 150 pF
Cc2 330 pF
Css 1000 Typical Component pF
Cintvcc 1 Typical Component uF
Cboost‐sw 0.1 Typical Component uF
Cin1 1 ceramic Irms rating = 0.3*Vinmin*Dmax/(L*frequency) = 370mA uF
Cin2 68 electrolytic Typical Components, Low ESR, surge tested, high Q uF
Cout1 220 electrolytic 54V, Low ESR, High Q, Typical Components uF
Cout2 220 electrolytic 54V, Low ESR, High Q, Typical Components uF
Cout3 10 ceramic 54V, Low ESR, High Q, Typical Components uF
Cout4 10 ceramic 54V, Low ESR, High Q, Typical Components uF
D1 1N4148 Typical Component
D2 MBRS1100 Typical Component
Q1 BSH114 Typical Component
MOSFET Si7848DP Typical Component
Boost
Table 9: Boost Converter Component Derivations 
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Table 10: Buck Converter Component Derivations 
 
Vout 31.08 =Vinmin*ton/(ton+toffmin) V
tonmin 2.50E‐07 Constant s
toffmin ‐ ‐ s
frequency 250.00 Constant kHz
Toff (tonmin case) ‐ ‐ s
ton (tofftmin case) 4.00E‐06 =1/(frequency‐toffmin) s
Vinmax 48.28 =sqrt(Pinmax*10Ohms) V
Vinmin 33.02 =VinmaxBoost ‐ 1 V
Iinmax 4.83 =Vinmax/10Ohms A
Pinmax 233.10 =Vout*Iomax W
Iomax 7.50 Constant A
Dmin 64.37% =Vinmax/Vout %
Dmax 94.12% =Vinmin/Vout %
deltaIL% 40.00% Constant %
deltaILmax 3.00 =Iomax*deltaIL% A
Lmin uH 14.76 =(Vout/(frequency*deltaILmax)*(1‐Vout/Vinmax) uH
ILSatmin ‐ ‐ A
R1:R2 ratio ‐ ‐
R1 ‐ ‐ kOhms
R2 ‐ ‐ kOhms
Roff ‐ ‐ kOhms
INTVcc 2.4 Constant V
Ron 681.58903 =Vout/(INTVcc*frequency*76pF) kOhms
RFB1 300 Constant kOhms
RFB2 7.93 =RFB1/[(Vout/0.8V)‐1] kOhms
RNDRVmax 72.30736484 =(Vinmin‐10V‐3.5V)/270uA kOhms
Rc 90.9 Typical Component kOhms
Cc1 220 Typical Component pF
Cc2 33 Typical Component pF
Css 1000 Typical Component pF
Cintvcc 1 Typical Component uF
Cboost‐sw 0.1 Typical Component uF
Cin1 1 ceramic Irms rating = Iomax *Vout/Vinmax*sqrt(Vinmax/Vout‐1) = 3.64A uF
Cin2 68 electrolytic Typical Components, Low ESR, surge tested, high Q uF
Cout1 270 electrolytic 54V, Low ESR, High Q, Typical Components uF
Cout2 10 ceramic 54V, Low ESR, High Q, Typical Components uF
Cout3 ‐ ‐ uF
Cout4 ‐ ‐ uF
D1 1N4148 Typical Component
D2 MBRS1100 Typical Component
Q1 IRF1310 Typical Component
MOSFET SI7852DP Typical Component
Buck
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Figure 23: Linear Technology LTC3813 Boost Converter Schematic [15] 
Figure 24: Linear Technology LTC3810 Buck Converter Schematic [16] 
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Vin [V] Iin [A] Pin = Po [W]  Vo [V] Io [A] Vin [V] Iin [A] Pin = Po [W]  Vo [V] Io [A]
5 0.5 2.5 37 0.07 33 3.3 108.9 31 3.51
6 0.6 3.6 37 0.10 34 3.4 115.6 31 3.73
7 0.7 4.9 37 0.13 35 3.5 122.5 31 3.95
8 0.8 6.4 37 0.17 36 3.6 129.6 31 4.18
9 0.9 8.1 37 0.22 37 3.7 136.9 31 4.42
10 1 10 37 0.27 38 3.8 144.4 31 4.66
11 1.1 12.1 37 0.33 39 3.9 152.1 31 4.91
12 1.2 14.4 37 0.39 40 4 160 31 5.16
13 1.3 16.9 37 0.46 41 4.1 168.1 31 5.42
14 1.4 19.6 37 0.53 42 4.2 176.4 31 5.69
15 1.5 22.5 37 0.61 43 4.3 184.9 31 5.96
16 1.6 25.6 37 0.69 44 4.4 193.6 31 6.25
17 1.7 28.9 37 0.78 45 4.5 202.5 31 6.53
18 1.8 32.4 37 0.88 46 4.6 211.6 31 6.83
19 1.9 36.1 37 0.98 47 4.7 220.9 31 7.13
20 2 40 37 1.08 48 4.8 230.4 31 7.43
21 2.1 44.1 37 1.19 49 4.9 240.1 31 7.75
22 2.2 48.4 37 1.31 50 5 250 31 8.06
23 2.3 52.9 37 1.43 51 5.1 260.1 31 8.39
24 2.4 57.6 37 1.56 52 5.2 270.4 31 8.72
25 2.5 62.5 37 1.69 53 5.3 280.9 31 9.06
26 2.6 67.6 37 1.83 54 5.4 291.6 31 9.41
27 2.7 72.9 37 1.97 55 5.5 302.5 31 9.76
28 2.8 78.4 37 2.12 56 5.6 313.6 31 10.12
29 2.9 84.1 37 2.27 57 5.7 324.9 31 10.48
30 3 90 37 2.43 58 5.8 336.4 31 10.85
31 3.1 96.1 37 2.60 59 5.9 348.1 31 11.23
32 3.2 102.4 37 2.77 60 6 360 31 11.61
33 3.3 108.9 37 2.94
34 3.4 115.6 37 3.12
Since the design utilizes two converters with two different output voltages and 
input voltage ranges, the simulation requires new input voltage and load current 
parameters. Table 11 displays these values. The cells in blue and dark green represent 
values for the boost converter, cells in light green and yellow represent buck converter 
parameters, and once again red cells represent values outside the specification of the 
converter. The dark blue cells designate the typical values the elliptical machine users 
supply. 
Table 11: Simulation Parameters for Dual Converter Topology 
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3.7 Modified LTC3780 Four Switch Buck-Boost Design 
After further research, a solution emerged involving the use of the four switch 
buck-boost converter controller LTC3780 for this project. As stated before, the problem 
with using the LTC3780 lies with the absolute maximum voltage rating of Vin, BOOST1, 
and BOOST2 pins. Linear Technology manufactures a high voltage synchronous N-
channel MOSFET driver, the LTC4444. This driver provides isolation from the high 
voltage bootstrapping circuitry required to turn on the top MOSFETs. In addition to the 
MOSFET drivers, the design needs a buck converter to bring the high voltages down to a 
usable supply voltage for the LTC3780 and the LTC4444s. The minimum operating 
voltage for the LTC4444 sets the output voltage of the buck converter to 7.2V [17]. 
Linear Technology makes a switching regulator, the LT3980, to handle voltages up to 
58V that covers the wide input voltage specification of project [18]. By setting this output 
voltage at 7.2V, the elliptical machine fails to produce a physical resistance at voltages 
lower than 8V. This issue requires further research on if and how to address the problem 
since power harvested at this voltage proves minimal. 
With the new MOSFET drivers, the four switch buck-boost converter replaces the 
previously proposed dual converter as the final design topology due to the complexity of 
interfacing the two converters and its limited input power. Also, the simulation uses the 
parameters specified in Table 8 instead of Table 11, SPICE parameters for the dual 
converter design, with the exception of voltages below 8V. Figure 25 shows the 
preliminary design, and Table 14 through Table 17 shows the efficiency reports at 
different power levels. Table 13 contains the parameters for the LTSPICE simulation. 
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While designing the buck converter for the supply voltage, the maximum duty 
cycle limits the minimum input voltage. For the lowest minimum input voltage possible, 
the design dictates the lowest possible frequency. In other words for a low input voltage, 
the frequency set resistor should set the frequency as low as possible. This raises the 
maximum duty cycle as shown in the relationship given by Equation 7 below with 
tOFF(MIN) at 200ns[18]. According to Table 12 from the LT3980 datasheet, to set the 
frequency to 100 kHz the frequency set resistor equals 432kΩ [18]. 
Equation 7: LT3980 Maximum Duty Cycle [18] 
 
Table 12: Switching Frequency Vs Frequency Set Resistor [18] 
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Table 13: Simulation Parameters for the Modified LTC3780 Converter 
Vin [V] Iin [A] Pin = Po [W]  Vo [V] Io [A] Vin [V] Iin [A] Pin = Po [W]  Vo [V] Io [A]
5 0.5 2.5 36 0.07 33 3.3 108.9 36 3.03
6 0.6 3.6 36 0.10 34 3.4 115.6 36 3.21
7 0.7 4.9 36 0.14 35 3.5 122.5 36 3.40
8 0.8 6.4 36 0.18 36 3.6 129.6 36 3.60
9 0.9 8.1 36 0.23 37 3.7 136.9 36 3.80
10 1 10 36 0.28 38 3.8 144.4 36 4.01
11 1.1 12.1 36 0.34 39 3.9 152.1 36 4.23
12 1.2 14.4 36 0.40 40 4 160 36 4.44
13 1.3 16.9 36 0.47 41 4.1 168.1 36 4.67
14 1.4 19.6 36 0.54 42 4.2 176.4 36 4.90
15 1.5 22.5 36 0.63 43 4.3 184.9 36 5.14
16 1.6 25.6 36 0.71 44 4.4 193.6 36 5.38
17 1.7 28.9 36 0.80 45 4.5 202.5 36 5.63
18 1.8 32.4 36 0.90 46 4.6 211.6 36 5.88
19 1.9 36.1 36 1.00 47 4.7 220.9 36 6.14
20 2 40 36 1.11 48 4.8 230.4 36 6.40
21 2.1 44.1 36 1.23 49 4.9 240.1 36 6.67
22 2.2 48.4 36 1.34 50 5 250 36 6.94
23 2.3 52.9 36 1.47 51 5.1 260.1 36 7.23
24 2.4 57.6 36 1.60 52 5.2 270.4 36 7.51
25 2.5 62.5 36 1.74 53 5.3 280.9 36 7.80
26 2.6 67.6 36 1.88 54 5.4 291.6 36 8.10
27 2.7 72.9 36 2.03 55 5.5 302.5 36 8.40
28 2.8 78.4 36 2.18 56 5.6 313.6 36 8.71
29 2.9 84.1 36 2.34 57 5.7 324.9 36 9.03
30 3 90 36 2.50 58 5.8 336.4 36 9.34
31 3.1 96.1 36 2.67 59 5.9 348.1 36 9.67
32 3.2 102.4 36 2.84 60 6 360 36 10.00
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Figure 25: Modified LTC3780 Design for High Voltage Use 
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  Table 16: Efficiency Report 25Vin Table 15: Efficiency Report 8Vin Table 14: Efficiency Report 15Vin 
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 Table 17: Efficiency Report 30Vin Table 19: Efficiency Report 52VinTable 18: Efficiency Report 36Vin 
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CHAPTER 4: DESIGN REALIZATION 
4.1 Introduction 
 This chapter walks through the prototyping of the Four-Switch Buck-Boost 
converter. It begins with the component selection, and it then progresses to the PCBA 
layout and fabrication. In each step, the consideration of many factors provided the most 
efficient and cost effective solution. 
4.2 Component Selection 
 The datasheets for the three different chips specify the typical component values 
used in the schematic [9, 17, 18]. Table 20 shows the calculation of some of the 
components used to set the output voltage, and meet the design specifications. The table 
includes both the critical components for the Four-Switch Buck-Boost and its supply rail 
Buck converter. The LTSPICE simulations help determine the MOSFET and diode 
breakdown voltages and average current ratings, by analyzing the maximum voltage and 
current characteristics of each component. The inductor for the LT3980 specifies 41μH, 
but the converter may run in discontinuous conduction mode. This doesn’t pose a 
problem since the circuitry it powers doesn’t demand much current. For now, the buck 
converter utilizes a 32μH inductor, and the four switch buck-boost converter uses a 20μH 
inductor. The converter maintains efficiencies around 95% across all typical input 
voltages, 15-30V, as listed in Table 14 and Table 16. It also maintains relatively high 
efficiencies of 86% at the minimum input voltage, 8V, and 98% at the maximum input 
voltage, 52V. All the components meet the voltage and current requirement at the worst 
case scenario, 52V input. 
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Table 20: Component Value Calculations 
 
 
4.3 MOSFET Selection 
 Shown in Table 17, transistor Q1 dissipates the most power at 2.432W. This 
occurs during the maximum power level. This makes Q1 the limiting factor for deciding 
on a MOSFET. In choosing an appropriate transistor, the application dictates at least an 
80V drain-source breakdown voltage and a 7.5A DC current rating. Models available on 
LTSPICE and in stock at either Digikey.com or Mouser.com also narrow the selection. 
Based on modeling in LTSPICE, the three candidates in Table 21 provide the best overall 
power efficiency.  
Vinmin 7.2 Constant V
Ioutmaxboost 3.6 Constant A
Ioutminboost 0.1 Constant A
Vout 36 Constant V
DeltaIL 1.08 =Ioutmaxboost*30% A
Dcvmin 86.11% =1‐Vinmin/Vo %
Frequencymin 200000 Constant Hz
Rsensemax 0.0070 =(2*160mV*Vinmin)/(2*Iomaxboost*Vout*DeltaIL*Vinmin) Ohms
R1 10 Constant kOhms
R2 440 =(Vout/0.8V‐1)*R1 kOhms
Lmin 14.95 =DCvmin*(1‐DCvmin)^2*Vout/(Ioutmin*2*frequencymin) uH
Vinmin 8 Constant V
Vinmax 52 Constant V
Vout 7.2 Constant V
Frequency 100000 Constant Hz
Iomax 4 Constant A
DeltaIL 1.6 =Ioutmaxboost*40% A
R1 405.70 =R2*(Vout/0.79V‐1) kOhms
R2 50 Constant kOhms
Lmin 41.00 =[(Vout+0.5V)/(frequency*DeltaIL)]*[1‐(Vout+0.5V)/Vinmax] uH
LT3980
LTC3780
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Table 21: MOSFET Comparison Table 
 
 
Equation 8: Junction Temperature to Power Dissipation Relationship 
ܬݑ݊ܿݐ݅݋݊ ܶ݁݉݌. ൌ ܣܾ݉݅݁݊ݐ ܶ݁݉݌. ൅ ݄ܶ݁ݎ݈݉ܽ ܴ݁ݏ݅ݏݐܽ݊ܿ݁ כ ܲ݋ݓ݁ݎ ܦ݅ݏݏܽ݌ܽݐ݁݀ 
 
 
Table 21 lists the MOSFETs’ specifications [19, 20, 21]. Digikey.com and 
Mouser.com provide the prices for each transistor. The datasheets use a 6cm2 pads as a 
standard for heat sinking when dealing with thermal properties. A pad larger than 6cm2 
would further lower the thermal resistance, leading to a lower operating temperature and 
maximum allowable ambient temperature. Equation 8 shows the relationship between 
maximum junction temperature, ambient air temperature, and power dissipation by the 
package. From Table 21, the BSZ123N08N53G proves best with respect to cost, 
efficiency, and thermal considerations due to its low capacitance, not RDS ON.  
With regard to the typical operation at 30Vin, MOSFET Q3 dissipates the most 
power, 240mW, as heat. Using Equation 8 and a 240mW typical power dissipation, the 
MOSFETs can function properly until the ambient temperature reaches 135.6°C without 
BSC042NE7N53 BSZ123N08N53G IPB039N10N3G Units
Cost $3.16 $1.39 $3.24 $
Vds Breakdown 75 80 100 V
Current Rating 100 40 160 A
Rds on 4.2 12.3 3.9 mΩ
Input Capacitance 3600 1300 6320 pF
Total Gate Charge 52 19 88 nC
Max Power Dissipation 125 66 214 W
Thermal Resistance JA 50 60 62 K/W
Maximum Junction Temp. 150 150 175 °C
System Efficiency Full Load 98.60% 98.60% 98.40% %
Q1 Power Dissipated at Full Load 1.773 1.069 2.432 W
Junction Temp. @ 25°C Ambient 113.65 89.14 175.784 °C
Maximum Ambient Temp. 61.35 85.86 24.216 °C
Note: MOSFETS on 6cm2 pad
Specifications
Design Performance
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any additional heat sinking. At the normal 25°C ambient temperature, the junction 
temperature stays around 39.4°C. This gives a 110.6°C cushion in ambient temperature 
rise. The typical mode of operation allows for a good tolerance for both ambient 
temperature changes and the absolute maximum junction temperature of the transistor, 
150°C. 
4.4 Output Voltage Ripple 
Table 22 summarizes the steady state voltage ripple data of the converter. Figure 
26 through Figure 28 show the ripple characteristics at various input voltages that 
represent all cases of ripple voltage waveforms. Using Table 22 and Equation 9 for 
output voltage regulation, the converter attains low regulations with 0.21% for the full 
range and 0.43% for the typical input voltage range. 
 
Equation 9: Voltage Regulation 
 
 
Table 22: Ripple Voltage Summary 
 
 
 
As shown in Table 22 and Figure 26 through Figure 28, the voltage ripple 
frequencies lie above 180 kHz. The sinusoidal hump in Figure 26 occurs from the 
resonant frequency of the converter while in boost mode. Tests determine whether the 
design requires filtering. An oscillation also occurs with a frequency around 10 kHz, 
 
Vin 8 15 25 30 36 40 52 V
Vo 35.781 35.956 35.8 35.8 35.8 35.82 35.856 V
%Vripple 0.02% 0.04% 0.50% 0.75% 0.92% 1.00% 0.04% %
Ripple Freq 1 185 180 200 200 230 230 170 kHz
Ripple Freq 2 ‐ ‐ 10 10 15 15 ‐ kHz
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 Parameters such as voltage ratings, current ratings, frequency ratings, package 
footprint, and price allow for choosing the appropriate components. Part availability also 
determined the component values, for instance, only specific standard values for the 
resistors and inductors such as replacing 440kΩ with a 442kΩ resistor. I chose nearest 
valued component to the original, without disrupting the design too much. For the 
inductors, the original design specified the minimum inductance, so now the design uses 
higher valued inductors, which also helps with current ripple. To better suit the design, 
two 10mΩ resistors in parallel replace the original 5mΩ. This allows better current 
sensing from transistors Q3 and Q4, because one sense resistor lies in close proximity to 
each transistor. As for diodes D2 and D3, the MBR20100CT only comes in a dual diode 
package. Connecting these diodes in parallel distributes the power dissipation and 
stresses an individual diode experiences. Figure 31 contains all the changes to the design 
and denotes some critical current paths. The green traces represent high current and 
frequency paths. The red traces show high frequency signals. All the above changes 
minimally improved the converter’s performance, and Table 18 shows the parts and some 
parameters used to choose them. Table 23 estimates a preliminary cost of $77.97 for the 
converter.  
4.5 Board Layout 
 Before laying out the board design in ExpressPCB, some of the components 
required custom footprints as dimensioned in their datasheets. The LTC3780 datasheet 
provides helpful information regarding laying out the PCB. Some notable examples 
include, the placement of various components as shown in Figure 29, using planes for 
Vin and Vout for good filtering and efficiency, segregating the SGND and PGND, close 
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proximity placement of bypass capacitors to certain components, and how to route the 
current sensing circuit as shown in Figure 30 [9]. 
   
           
  
 
 
 
 
 
 
The LTC4444 and LT3980 also noted close placement of bypass capacitors as 
well as soldering the exposed pad underneath the chip [17, 18]. The ExpressPCB website 
also offers tips on laying out the PCB such as same direction orientation of polar 
components and trace widths for high current lines [22]. Also noting that the MOSFETs 
specified a minimum exposed pad of 6cm2 for heat sinking, the planes covered enough 
area far beyond 6cm2 for better temperature management. The layout incorporates pads 
for a transient voltage suppressing zener diode and a metal oxide varistor in case the 
design requires them. The output capacitor allows for the adjustment of capacitance using 
many footprints of radial electrolytic capacitors. Also, signal traces avoided routes under 
inductors to prevent noise from the generated electromagnetic fields from the inductors. 
The MiniBoardPro Service on Express PCB limits the layout to a 3.8” x 2.5” area.  This 
puts a constraint on the size and number of components allowed on the board. Figure 33 
through Figure 35 show the first revision of the board layout. The large planes allow for 
short low resistance paths for the green high current paths shown Figure 31. 
Figure 29: Typical Component Layout [9] Figure 30: Current Sense Circuit Routing Example [9]
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Table 23: Parts List
Reference Designator Value Note 1 Note 2 Note3 Package Footprint P/N Price Quantity Total Price/Part
C1 4.7uF Tantalum ‐ 6Vpk 1206 647‐F931A475KAA $0.15 1 $0.15
C2 22uF Ceramic ‐ 36Vpk 7.5mmx6.3mm 661‐KHC500E226Z76R0T $2.76 1 $2.76
C3, C21 0.1uF Ceramic X7R or X5R 60Vpk 1206 81‐GRF31MR72A104KA1L $0.06 2 $0.12
C4, C8, C22 0.22uF Ceramic X7R or X5R 60V 0805 81‐GRM21AR72A224KC5L $0.38 3 $1.14
C5, C9 1uF Ceramic ‐ 8Vpk 0805 810‐C2012Y5V1C105Z‐2 $0.05 2 $0.10
C6 0.47uF Ceramic ‐ 60Vpk 1210 581‐12101C474K4 $0.40 1 $0.40
C7 0.01uF Ceramic ‐ 5Vpk 0805 77‐VJ0805Y103MXQPBC $0.09 1 $0.09
C10, C12, C16 100pF Ceramic ‐ 5Vpk 0805 81‐GRM2167U1H101JZ1D $0.13 3 $0.39
C11 68pF Ceramic ‐ 1Vpk 0805 81‐GRM2167U1H680JZ1D $0.15 1 $0.15
C13 330uF Electrolytic ‐ 36Vpk 5mm Dia. 0.6mm holes 140‐RGA331M1HBK1320P $0.34 1 $0.34
C14 2.2uF Ceramic X7R or X5R 52Vpk 1210 587‐1778‐1‐ND $0.88 1 $0.88
C15 1000uF Electrolytic ‐ 52Vpk 7.5mm Dia. 0.8mm holes 647‐UVR2A102MRD6 $1.21 1 $1.21
C17 0.0047uF Ceramic ‐ 1Vpk 0805 140‐CC501B472K‐RC $0.04 1 $0.04
C18 1000pF Ceramic ‐ 2Vpk 0805 80‐C0805C102K5R7215 $0.02 1 $0.02
C19 22pF Ceramic ‐ 8Vpk 0805 80‐C0805C220J1G $0.05 1 $0.05
C20 47uF Ceramic X7R or X5R 8Vpk 1210 587‐1436‐1‐ND $1.38 1 $1.38
R1,R5 10K ‐ ‐ ‐ 0805 667‐ERJ‐6GEYJ103V $0.04 2 $0.08
R2 442K ‐ ‐ ‐ 0805 292‐442K‐RC $0.04 1 $0.04
R3A/B 5m (two 10m in parallel) Sensing Resistor ‐ ‐ 1210 652‐CRA2010FZR010ELF $0.46 2 $0.92
R4 432K ‐ ‐ ‐ 0805 292‐432K‐RC $0.04 1 $0.04
R6, R7 100 ‐ ‐ ‐ 0805 667‐ERJ‐6GEYJ101V $0.04 2 $0.08
R8 51K ‐ ‐ ‐ 0805 260‐51K‐RC $0.04 1 $0.04
R9 15K ‐ ‐ ‐ 0805 667‐ERJ‐6GEYJ153V $0.04 1 $0.04
R10 402K ‐ ‐ ‐ 0805 292‐402K‐RC $0.04 1 $0.04
R11 220K ‐ ‐ ‐ 0805 260‐220K‐RC $0.04 1 $0.04
R12 50K ‐ ‐ ‐ 0805 292‐49.9K‐RC $0.04 1 $0.04
R13 4.75K ‐ ‐ ‐ 0805 292‐4.75K‐RC $0.04 1 $0.04
L1 20uH 7.5ADC 9Apk ‐ 18.54mm x 15.24mm 553‐1636‐5‐ND $2.46 1 $2.46
L2 50uH 22uADC 4Apk ‐ 23.87mm x 20.83mm 732‐1385‐1‐ND $1.66 1 $1.66
D1,D4 MMSD4148 ‐ ‐ ‐ SOD‐123 MMSD4148T1GOSCT‐ND $0.42 2 $0.84
D2/D6,D3/D7 parallel MBR20100CT ‐ ‐ ‐ TO‐220 MBR20100CT‐BPMS‐ND $0.88 2 $1.76
D5 MBRS1100 ‐ ‐ ‐ 403A 641‐1104‐1‐ND $0.42 1 $0.42
Q1,Q2.Q3.Q4 BSZ123N08NS3 ‐ ‐ ‐ 8‐PowerVDFN BSZ123N08NS3GINCT‐ND $1.39 4 $5.56
U1 LTC3780 ‐ ‐ ‐ 24‐SSOP LTC3780EG#PBF‐ND $9.50 1 $9.50
U2, U3 LTC4444 ‐ ‐ ‐ 8‐MSOP LTC4444EMS8E#PBF‐ND $3.38 2 $6.76
U4 LT3980 ‐ ‐ ‐ 16‐MSOP Exposed Pad LT3980EMSE#PBF‐ND $7.55 1 $7.55
Z1 TVS Diode Maybe Optional ‐ ‐ DO‐214AC 78‐BZG04‐33 $0.24 1 $0.24
MOV1 MOV Maybe Optional ‐ ‐ 5mm Dia. 0.6mm holes 652‐MOV‐07D270K $0.13 1 $0.13
PCB ‐ ‐ ‐ ‐ ‐ expresspcb.com $91.41 0.33333 $30.47
Total $77.97
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Figure 31: Second Revision Converter Design 
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Figure 32: PCB Layout Bottom Layer Figure 33: PCB Layout Top Layer 
Figure 35: PCB Layout All Layers Figure 34: PCB Layout Silkscreen Layer 
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 After reading a couple references and speaking with Professor Taufik about 
switch mode power supply PCB layout, the previous revision needs many alterations to 
function optimally. First these papers address the need for mapping out the critical 
current paths of the DC-DC converter [23, 24]. The design needs no alterations regarding 
these paths, since they already implement large wide traces as shown in Figure 33 
through Figure 35. The light blue traces on Figure 36 represent these high current paths. 
Other considerations include the orange voltage divider feedback trace, purple current 
limit traces, and dark blue gate drive traces. This signal line must stay clear of noise 
sources, such as diodes and inductors, as well as minimize length [24]. Placing the 
resistor divider as close to the controller as possible while having the output voltage trace 
long, solves the problem. Another concern regards the power and signal ground plane. In 
the first revision these planes look minimal. These nodes need as large an area as possible 
to provide enough paths for the high frequency current waveforms. After talking with a 
Linear Technology Engineer Charlie Zhao, the LTC4444 ICs connect to the power 
ground, instead of the signal ground as shown in the previous revision. Lastly, the main 
problem stems from the relatively long MOSFET gate driving signals as proposed by the 
first revision of the board. Due to the high frequency and precise nature of the signals, 
they require minimal trace lengths. Figure 36 shows the second revision. The board 
layout implemented a vertical stacking of the power portion of the four-switch buck-buck 
boost, its controlling circuitry, and the LT3980 buck portion to accommodate all the 
considerations. 
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Figure 36: Second PCB Revision  
Voltage Supply Rail Buck Controller 
MOSFET 
Drivers 
FSBB Controller 
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4.6 Reflow Oven Profile 
 Choosing components with QFN and exposed bottom pads requires surface mount 
soldering with the help of a reflow oven. Professor Jianbiao Pan, of the Industrial and 
Manufacturing Engineering Department, provided access and training for the Heller 
1500XLM S Reflow Oven. Each board necessitates a unique reflow profile. The WinKIC 
software allows for data acquisition of the temperature characteristics of the board as it 
passes through the oven using a thermocouple soldered to the board. To avoid the 
detachment of the thermocouple during the reflow process, the thermocouple needs an 
80% gold alloy solder with a melting temperature of 284°C for attachement. This melting 
temperature exceeds the lead-free solder paste which melts at 220°C. The program allows 
for modification of the temperatures for each section of the oven as well as conveyor belt 
speed. 
 For a proper solder joint, the profile must steadily ramp as a rate of roughly 2-
3°C/s, pre-heat the board to about 150°C for 1-2 minutes, expose the board to 
temperatures above 220°C for a minimum of thirty seconds, and then cool down. Figure 
37 and Figure 38 show the optimized reflow settings and profile for the PCB. In the final 
reflow profile, the board pre-heats with a rate of 2.86°C/s for 2 minutes, melts the solder 
for 63.46 seconds, and then cools down. 
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Figure 37: Final Reflow Oven Settings 
 
 
Figure 38: Final Reflow Profile 
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 To solder components onto the board, the user must manually apply solder paste 
by painting it on the individual pads. Next, the user reflows the board and applies tacky 
flux to place and hold each component for the second reflow. This process proved 
difficult and time inefficient due to the fine pitched packages. Some of the pins of these 
packages solder bridged together during the reflow process. Also during the second 
reflow process, the tacky flux did not ensure alignment of pins to their designated pads. 
4.7 Third Revision of PCB Layout 
 After reflowing the transistors onto the board, a few tests showed they did not 
operate correctly. The MOSFETs pinout switched the gate and source pins. Being a QFN 
package, no modification fixes the problem. This requires a new revision of the board, 
rerouting the gate drive traces as shown in Figure 39 through Figure 41. 
 
 
Figure 39: Third PCB Revision 
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Figure 40: Third PCB Revision Bottom Layer 
 
Figure 41: Third PCB Revision Top Layer 
 
 With the new revision, the soldering process requires a stencil for precision and 
time efficiency. Metal stencils cost upwards of $100, but a Mylar plastic stencil provides 
a cheap alternative at $31 for the dimensions of this PCB. A 3mil thick stencil provides 
an optimal amount of solder paste for 0.5mm pitched packages [25]. Figure 42shows the 
outline to make the Mylar stencil. 
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Figure 42: Solder Paste Stencil Outline 
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CHAPTER 5: TESTING 
5.1 Introduction 
 This chapter walks through the testing of the three design-build-test cycles. These 
tests mainly deal with the efficiencies and compliance of the design specifications. Each 
round of testing reveals areas for improvement and subsequent revisions to the design. 
Figure 43 shows the configuration for testing the design. The HP 6574A power supply 
voltage and BK Precision 8510 electronic load current set to values to maintain 10Ω 
across the whole 2.5-275W power range. Full system testing replaces the power supply 
and electronic load with the Precor elliptical machine and Enphase microinverter. The 
GW Instek GPR-6060D power supply provides the IC supply rail for the second and third 
revision testing. 
 
Figure 43: Converter Testing Schematic Block Diagram 
5.2 First Revision Testing 
 First off, while testing the LT3980 circuit that supplies the Vcc rail for the other 
ICs, the converter only provides 7.12V with the 402kΩ resistor in the feedback resistor 
divider. The LTC4444 chips need above 7.2V to operate so the 432kΩ resistor replaced it 
to achieve 7.6V out. 
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 Table 24 shows the efficiency of the Four-Switch Buck-Boost converter at 
various input voltages and power levels provided by a power supply and DC electronic 
load. Figure 43 without the 12V power supply shows the system test setup. The converter 
delivers power at efficiencies around 90%. At the same power level, the efficiency of the 
converter decreases as voltage increases as shown in Figure 44. Figure 45, on the other 
hand, illustrates that at constant input impedance to the converter at different power 
levels, the efficiency increases steadily up till 94% at 90W. At about a power demand of 
105W, the converter starts to deregulate. Although the converter cannot handle power 
levels above 100W, in the typical 60-100W output power range of a human, this 
converter maintains efficiencies above 93%. 
Table 24: Efficiency Data at Various Input Voltages and Power Levels 
 
Vin [V] Iin [A] Zin [Ω] Pin [W] Vo [V] Io [A] Po [W] Efficiency
10 0.73 13.70 7.30 36.12 0.175 6.32 86.59%
10 0.709 14.10 7.09 36.12 0.177 6.39 90.17%
10 0.698 14.33 6.98 36.14 0.175 6.32 90.61%
10 0.773 12.94 7.73 36.13 0.196 7.08 91.61%
9.94 0.901 11.03 8.96 36.13 0.226 8.17 91.17%
9.936 0.976 10.18 9.70 36.13 0.245 8.85 91.28%
9.929 1.105 8.99 10.97 36.13 0.275 9.94 90.56%
19.97 0.548 36.44 10.94 36.11 0.275 9.93 90.74%
30 0.366 81.97 10.98 36.16 0.276 9.98 90.89%
36 0.313 115.02 11.27 36.13 0.277 10.01 88.82%
40 0.286 139.86 11.44 36.14 0.276 9.97 87.19%
14 0.816 17.16 11.42 36.11 0.297 10.72 93.88%
14 0.955 14.66 13.37 36.1 0.346 12.49 93.42%
14 1.094 12.80 15.32 36.1 0.395 14.26 93.10%
14 1.233 11.35 17.26 36.09 0.447 16.13 93.46%
14 1.372 10.20 19.21 36.09 0.497 17.94 93.38%
14 1.543 9.07 21.60 36.09 0.556 20.07 92.89%
20 1.147 17.44 22.94 36.07 0.595 21.46 93.56%
20 1.35 14.81 27.00 36.06 0.696 25.10 92.95%
19.91 1.533 12.99 30.52 36.05 0.797 28.73 94.13%
19.87 2.143 9.27 42.58 36.03 1.107 39.89 93.67%
24.35 2.656 9.17 64.67 35.97 1.688 60.72 93.88%
29.381 3.212 9.15 94.37 35.88 2.49 89.34 94.67%
36 2.72 13.24 97.92 22.49 3.58 80.51 82.22%
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capacity of one or more components. The MOSFETs and inductor handle the high 
currents. Determining the root cause of failure requires simulation, since the damaged 
components did not allow for testing the currents via the current sense resistor. 
5.2.1 Inrush Current Analysis 
 In Figure 46, the current through the inductor during startup hits currents as high 
as 40A. The inductor currently in use by the system saturates at 13A [26]. Due to this 
saturation and deregulation of inductance, the converter takes longer to ramp up, thus 
exposing the inductor and MOSFETs to high currents. According to the 
BSZ123N08NS3G MOSFET datasheet, the maximum continuous drain current sits right 
at the 40A mark [20]. The strain of high currents over a couple seconds may damage the 
transistors causing the converter to deregulate even at low power levels. Charlie Zhao, an 
Applications Engineer from Linear Technology, also predicts that the high current 
damaged the MOSFETs. 
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Figure 46: Startup Vout (Green) and Inductor L1 Current (Blue) Waveforms 
  
 With this finding, only one commercially available inductor exists with similar 
inductance and a higher saturation current. The CTX20-16-52-R, made by Coiltronics, 
maintains a 20uH inductance and saturates at 29.5A [27]. Future testing will determine if 
the application requires a custom wound inductor with a higher current saturation rating. 
5.2.2 Output Voltage Transients 
Figure 47 shows the output voltage transients in yellow and 7.6V IC supply rail 
from the LT3980 in blue. The output voltage transient peaks at 15V above 36V, but only 
lasts about 10ns. Smaller oscillations occur and last for 350ns at the most. To reduce this, 
I added a 1000uF capacitor in for C2, the output capacitor, and added a 2.1uF ceramic 
capacitor essentially doubling the capacitance and halving the effective series resistance 
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of C14. Lowering the ESR allows for some transient suppression. C14 originally lies in 
close proximity to the LT3980 circuit, but the converter may need a ceramic capacitor 
closer to MOSFET Q1 for its inherent faster response compared to an electrolytic 
capacitor. Table 24shows the improvement in the first and third lines with an efficiency 
rise from 86.59% to 90.61%. Figure 48shows much lower peak voltages. 
 
Figure 47: Vout(Yellow) Vcc(Blue) Transients Original Design 
 
 
Figure 48: Vout(Yellow) Vcc(Blue) Transients with added capacitors 
5.2.3 Design Modifications 
 The LTC4444 datasheet reveals a similar application with an output power 
capability of 288W [17]. This circuit utilizes many 2.2uF ceramic capacitors in parallel 
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for the input and output capacitors, as well as raising C13 to 1000uF. Placing capacitors 
in parallel not only increases the effective capacitance, but also reduces the effective 
internal resistance so that they can supply current faster. This technique reduces the large 
ripple voltages, and Figure 49 shows its incorporation into the next revision. 
 The Precor elliptical machine does have a 12V battery on board to provide the 
necessary voltage for the MOSFET drivers and LTC3780 chips to operate on. This way, 
the battery replaces the buck converter, thus reducing the cost of the parts as well as frees 
up real estate on the PCB. A 12V AC adapter can also replace the buck converter.  
Using this route, the ‘RUN’ circuit of the LTC3780 needs modification. As it 
stands now, the LTC3780 turns on as long as the buck converter supplies 7.5V. Since the 
new supply rail always stays at 12V, the LTC3780 always runs and consumes energy 
even without input power. Figure 9 shows the next design with the new ‘RUN’ circuitry 
consisting of R4, R5, D5, and C6 from a typical LTC4444 application [17]. This circuit 
turns on the LTC3780 at voltages above 5V using a resistor divider, and pins the RUN 
pin to 4.7V with the zener diode D5, since the RUN pin can only handle 6V maximum. 
Including these modifications into the parts list, in Table 25, raised the total price 
from $77.97 to $79.47, roughly a dollar, even with removing the buck converter circuit. 
The more expensive inductor and additional 100V rated capacitors cause this seemingly 
unchanged price. 
 Figure 49 through Figure 51 show the fourth revision of the board. The new 
inductor takes up much more real estate than the one in the previous revision. In addition 
to the ‘RUN’ circuit, input/output capacitors, new inductor, I removed the buck converter 
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and replaced it with a connector for a 12V supply. I left the capacitor for this rail voltage 
as well as the phase lock loop filter circuit optional. Also, I added metal-oxide varistor 
footprints for transient suppression, instead of transient voltage suppressing diodes since 
MOVs inherently can handle more power. 
 
Figure 49: PCB Layout Fourth Revision 
Added Input and 
Output Capacitors 
Metal Oxide Varistors
‘RUN’ Circuitry 
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Figure 50: PCB Layout Fourth Revision Top Layer 
 
Figure 51: PCB Layout Fourth Revision Bottom Layer
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Figure 52: Design with First Modifications 
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Reference Designator Value Note 1 Note 2 Note3 Package Footprint P/N Price Quantity Total Price/Part
C1 4.7uF Tantalum ‐ 6Vpk 1206 647‐F931A475KAA $0.15 1 $0.15
C3, C21 0.1uF Ceramic X7R or X5R 60Vpk 1206 81‐GRF31MR72A104KA1L $0.06 2 $0.12
C4, C8 0.22uF Ceramic X7R or X5R 60V 0805 81‐GRM21AR72A224KC5L $0.38 2 $0.76
C5, C9 1uF Ceramic ‐ 8Vpk 0805 810‐C2012Y5V1C105Z‐2 $0.05 2 $0.10
C6 47pF Ceramic ‐ 5Vpk 0805 80‐C0805C470J5G $0.05 1 $0.05
C10, C12, C16 100pF Ceramic ‐ 5Vpk 0805 81‐GRM2167U1H101JZ1D $0.13 3 $0.39
C11 68pF Ceramic ‐ 1Vpk 0805 81‐GRM2167U1H680JZ1D $0.15 1 $0.15
C18‐30 2.2uF Ceramic X7R or X5R 52Vpk 1210 587‐1778‐1‐ND $0.88 12 $10.56
C15,C13 1000uF Electrolytic ‐ 52Vpk 7.5mm Dia. 0.8mm holes 647‐UVR2A102MRD6 $1.21 2 $2.42
C17 0.0047uF Ceramic ‐ 1Vpk 0805 140‐CC501B472K‐RC $0.04 1 $0.04
R1 10K ‐ ‐ ‐ 0805 667‐ERJ‐6GEYJ103V $0.04 1 $0.04
R2 442K ‐ ‐ ‐ 0805 292‐442K‐RC $0.04 1 $0.04
R3A/B 5m (two 10m in parallel) Sensing Resistor ‐ ‐ 1210 652‐CRA2010FZR010ELF $0.46 2 $0.92
R5 91K ‐ ‐ ‐ 0805 260‐91K‐RC $0.04 1 $0.04
R6, R7 100 ‐ ‐ ‐ 0805 667‐ERJ‐6GEYJ101V $0.04 2 $0.08
R8 51K ‐ ‐ ‐ 0805 260‐51K‐RC $0.04 1 $0.04
R11, R4 220K ‐ ‐ ‐ 0805 260‐220K‐RC $0.04 2 $0.08
L1 20uH 7.5ADC 9Apk ‐ Through Hole n.com/pdf/4935b080‐1881‐ $8.56 1 $8.56
D1,D4 MMSD4148 ‐ ‐ ‐ SOD‐123 MMSD4148T1GOSCT‐ND $0.42 2 $0.84
D2/D6,D3/D7 parallel MBR20100CT ‐ ‐ ‐ TO‐220 MBR20100CT‐BPMS‐ND $0.88 2 $1.76
D5 BZT52C4V7 ‐ ‐ ‐ SOD‐123 BZT52C4V7‐V‐GS08 $0.04 1 $0.04
Q1,Q2.Q3.Q4 BSZ123N08NS3 ‐ ‐ ‐ 8‐PowerVDFN BSZ123N08NS3GINCT‐ND $1.39 4 $5.56
U1 LTC3780 ‐ ‐ ‐ 24‐SSOP LTC3780EG#PBF‐ND $9.50 1 $9.50
U2, U3 LTC4444 ‐ ‐ ‐ 8‐MSOP LTC4444EMS8E#PBF‐ND $3.38 2 $6.76
PCB ‐ ‐ ‐ ‐ ‐ expresspcb.com $91.41 0.33333 $30.47
Total $79.47
Table 25: New Parts List 
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5.3 Second Revision Testing 
5.3.1 RUN Circuitry 
 The newly revised ‘RUN’ circuitry performed as expected with one exception. 
The converter turned on at 8.3V instead of 5V. Figure 53 shows a 100kΩ resistor lies in 
parallel with resistor R5, 91kΩ, in the ‘RUN’ circuit resistor divider effectively bringing 
the resistance down to 48kΩ, thus turning on the IC at 8.3V [9]. The new ‘RUN’ circuitry 
excludes resistor R5, leaving one less part and allowing the circuit to turn on at 4.8V. 
 
 
Figure 53: LTC3780 Block Diagram 
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5.3.2 Efficiency 
Table 26 shows the efficiency data of the Four-Switch Buck-Boost converter at 
typical operation, various power levels with the input impedance of the converter equal to 
10Ω. The converter connected to a power supply and electronic load. The converter 
averages 94% efficiency throughout the design specified power range. During the normal 
load of 60-100W, it maintains efficiencies around 96%. Figure 54 illustrates efficiencies 
above 97% for power levels above 90W. This revision doesn’t deliver power as 
efficiently at lower power levels. The new inductor may have caused this drop due to 
higher series resistance and core losses.  
Table 26: Second Revision Testing Efficiency Data 
 
Vin [V] Iin [A] Zin [Ω] Pin [W] Vo [V] Io [A] Po [W] Efficiency
8.3 0.806 10.29777 6.6898 36.33 0.16 5.8128 86.89%
10 1.0795 9.263548 10.795 36.23 0.26 9.4198 87.26%
15 1.505 9.966777 22.575 36.24 0.57 20.6568 91.50%
20 2.013 9.93542 40.26 36.21 1.01 36.5721 90.84%
25 2.4614 10.15682 61.535 36.22 1.61 58.3142 94.77%
30 2.9935 10.02171 89.805 36.21 2.41 87.2661 97.17%
35 3.53 9.915014 123.55 36.2 3.34 120.908 97.86%
40 4.05 9.876543 162 36.19 4.4 159.236 98.29%
45 4.53 9.933775 203.85 36.18 5.5 198.99 97.62%
52 5.23 9.942639 271.96 36.18 7.4 267.732 98.45%
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5.3.3 Design Modifications 
 The next revision for the PCB layout, shown by Figure 56 through Figure 58, 
incorporates an optional low dropout voltage regulator, TL750L10CLPR, for the IC 
supply rail. This voltage regulator stabilizes the battery voltage down to 10V as well as 
provides protection from possible high voltage stresses. Also, I removed the phase lock 
loop filter circuitry and resistor R5. Figure 59 displays the final design revision. 
 
 
Figure 56: PCB Layout Fifth Revision 
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Figure 57: PCB Layout Fifth Revision Top Layer 
 
Figure 58: PCB Layout Fifth Revision Bottom Layer 
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Figure 59: Final FSBB Converter Design 
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5.4 Third Revision Testing 
5.4.1 Full System Testing 
In the third round of testing, the converter runs with the full system with the 
elliptical machine and microinverter, since only a limited number of testing scenarios to 
do with each component separately for a system that contains two "black boxes" exist. 
Table 27 shows the data for testing the converter with both the Precor elliptical machine 
and Enphase microinverter. Testing with the electronic load replacing the microinverter 
did not yield a similar response.  
Table 27: Third Revision Testing Data 
 
Firstly, this response of this system acts similarly to the Wilmore converter 
demonstrated by a previous group [3]. The input impedance to the converter also 
approaches 1Ω. Some solar inverters implement a hill climbing MPPT algorithm. They 
start off at a point probably in the center of its voltage range, 33V, and tests if a step in 
voltage in either way provides a higher power. If so, the input voltage set point changes. 
This process continues until the voltage point reaches the “hilltop.” For a synchronous 
generator, the source performs as a pulsed current source. To achieve maximum power 
transfer, the DC-DC converter must provide as little resistance as possible. This happens 
at the converter’s dropout voltage near 5V. The microinverter accomplishes this by 
Resistance Level Vin [V] Iin [A] Zin [Ω] Pin [W] Vo [V] Io [A] Po [W] Efficiency
2 4.8 0.96 5 4.608 29.73 0.073 2.17029 47.10%
3 5 1.6 3.125 8 36.13 0.154 5.56402 69.55%
4 5.1 2.05 2.487805 10.455 29.44 0.18 5.2992 50.69%
5 5.2 2.66 1.954887 13.832 31.9 0.28 8.932 64.57%
6 5.4 3.2 1.6875 17.28 25.1 0.39 9.789 56.65%
7 5.5 3.63 1.515152 19.965 24.04 0.482 11.58728 58.04%
8 5.7 4.18 1.363636 23.826 24.02 0.58 13.9316 58.47%
9 5.8 4.77 1.215933 27.666 24.23 0.66 15.9918 57.80%
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drawing too much current, forcing the output voltage of the converter to deregulate. The 
deregulation in turn drives up the duty cycle, which lowers the input resistance. 
In a system perspective, the DC-DC converter provided high efficiencies for its 
full power range out of the system, but needs modification to regulate the input 
impedance at 10Ω. This impedance regulation replaces the maximum power point 
tracking algorithm, thus requiring a separate application specific inverter and converter. 
The next chapter describes a possible control scheme for this. 
5.4.2 DC-DC Converter Final Characterization 
 For research as a suitable topology, the project necessitates a complete 
characterization of the converter in the normal operation with a constant input impedance 
of 10Ω. Table 28 displays the data for the converter. 
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Table 28: Final Characterization Data 
 
 As shown in Table 28, the converter regulates the voltage at 0.31% across the 
whole voltage and power range. Furthermore, the converter averages 94.07% efficiency 
in the typical human power range, 60-100W. Regarding output voltage ripple, the 
converter displays minimal ripple in buck mode, followed by boost mode, then buck-
boost mode. This logically follows the models. The buck converter’s inherent filtering by 
an output inductor helps the ripple, while the boost and buck-boost converters do not. 
Figure 60 through Figure 62 illustrate this phenomenon. The Agilent DSO3202A 
oscilloscope captured these waveforms using AC coupling. 
Vin [V] Iin [A] Zin [Ω] Pin [W] Vcc [V] Icc [A] Pcc [W]
5 0.502 9.96 2.51 12 0.01 0.12
10 1.073 9.32 10.73 12 0.01 0.12
15 1.533 9.78 23.00 12 0.01 0.12
20 2.175 9.20 43.50 12 0.02 0.24
25 2.528 9.89 63.20 12 0.02 0.24
30 3.009 9.97 90.27 12 0.02 0.24
35 3.501 10.00 122.54 12 0.02 0.24
40 4.068 9.83 162.72 12 0.02 0.24
45 4.507 9.98 202.82 12 0.02 0.24
52 5.203 9.99 270.56 12 0.02 0.24
Vin [V] Vo [V] Io [A] Po [W] Efficiency Vripple [V] %Vripple
5 36.21 0.05 1.81 68.84% 0.06 0.17%
10 36.21 0.26 9.41 86.77% 0.18 0.50%
15 36.2 0.58 21.00 90.83% 0.18 0.50%
20 36.19 1.08 39.09 89.36% 0.32 0.88%
25 36.19 1.63 58.99 92.99% 0.24 0.66%
30 36.18 2.38 86.11 95.14% 0.24 0.66%
35 36.16 3.27 118.24 96.31% 0.38 1.05%
40 36.14 4.33 156.49 96.03% 0.06 0.17%
45 36.12 5.38 194.33 95.70% 0.06 0.17%
52 36.1 7.19 259.56 95.85% 0.06 0.17%
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Figure 60: Output Voltage Ripple 25Vin 
 
Figure 61: Output Voltage Ripple 35Vin 
240mVpp Ripple 
380mVpp Ripple 
Boost Mode 
Buck-Boost Mode 
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Figure 62: Output Voltage Ripple 45Vin 
5.5 Testing Conclusion 
 After several testing revisions, the Four-Switch Buck-Boost converter met the 
design specifications. The converter maintained efficiencies above 90% during typical 
load operation. At worst, the output voltage ripple reached 1.05%, 380mV. The first 
revision testing sh????????????????????inadequate current saturation rating and the need 
for higher input and output capacitance. Replacing the buck converter with the elliptical 
????????????? battery reduced costs and freed up PCB real estate. Second revision 
testing showed high efficiencies for the 20-275W power range. And during the last 
revision testing, the converter did not function as needed while connected to the elliptical 
machine and microinverter. As the root cause, the Enphase microinverter did not allow 
the conve???????? ??????????????????????????? or regulate its output at 36V. Thus, the 
system does not function compatibly with inverters using a solar power based MPPT 
algorithm. The project needs a top-down system level design. 
  
60mVpp Ripple 
Buck Mode 
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CHAPTER 6: PROPOSED CONSTANT IMPEDANCE CONTROL 
SCHEME 
6.1 Introduction 
As concluded by the third revision testing, the Enphase microinverter’s MPPT 
algorithm does not function as needed with the Precor elliptical machine. The system 
requires a new inverter with a control system similar to that of a wind inverter, since a 
wind inverter also harvests energy from an AC machine. This chapter proposes 
architectures for the system, as well as derives the fundamental control functions for the 
architectures. 
6.2 Possible Architectures 
Three possible architectures for energy harvesting for this application exist. The 
green blocks denote power electronics components needed for synchronous power 
generation. The first utilizes the FSBB converter as a voltage regulator, a new application 
specific inverter, and a low frequency transformer to step up the voltage to 120VAC or 
240VAC depending on hook-ups available in the REC center. UL1741 dictates the 
disconnection of the low frequency step-up transformer for anti-islanding requirements. 
This also prevents standby power loss from having the transformer’s secondary winding 
constantly connected to the AC grid. 
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Figure 63: First Proposed Architecture 
 
The next option still uses the FSBB converter as a voltage preregulator, but then 
employs an isolated topology to step up the voltage for direct grid-tie inversion. This 
approach eliminates the use of a large, low efficiency, and costly low frequency 
transformer while still providing isolation for UL safety standards.  
 
Figure 64: Second Proposed Architecture 
 
The last approach uses one stage for DC-DC conversion then a direct gird-tie 
inversion stage. This minimizes parts by eliminating the FSBB converter, but feasibility 
may come into play. The feasibility depends mainly the demanding wide output voltage 
and power range of the elliptical machine, and whether one can make a cost effective 
transformer suitable for this application.  
 
 
91 
 
 
Figure 65: Third Proposed Architecture 
 
An alteration to possibly make the third option feasible may lie with increasing 
the lower voltage limit. The minimum input voltage sets the inductance requirements and 
turns ratios high, making for a more costly magnetic component. By increasing the 
minimum input voltage, the magnetic requirements allow for more practical options. The 
Four-Switch Buck-Boost topology may also employ this method to decrease costs. This 
option requires cost analysis. If it does prove cost effect, the power generated at lower 
levels would need addressing. This method would either implement a boost stage or 
dissipating the power as heat. In any case, the project requires further research and 
comparison of these options. 
6.3 Control Algorithm 
For controlling the DC-DC converter stage(s) and inverter, the system requires a 
way to sense the output power of the elliptical machine. Sensing the output of the 
elliptical machine allows for a feed forward control system, which ideally tracks the 
sporadic power characteristics of the machine. This better suits the application, since the 
changes in power levels occur faster than in wind and solar applications. Also, a separate 
data acquisition device could take this data and display the power generated and other 
performance metrics. One option relies on sensing the speed, SPM, of the synchronous 
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generator and somehow determining the resistance level setting from the onboard power 
electronics unit. The other way approaches the elliptical machine as a black box. Using 
an analog multiplying IC, such as the AD633, the elliptical machine output voltage and 
current can give the elliptical machine output power. An operational amplifier can sense 
the voltage, and a current sense amplifier IC determines the output current. Equation 10 
shows the elliptical machine’s output power in terms of SPM and resistance level setting 
using the elliptical machine output voltage from Equation 2. 
 
Equation 10: Elliptical machine Output Power 
   ௢ܲா௟௟௜௣௧௜௖௔௟
ൌ ௜ܸ௡஼௢௡௩ܫ௜௡஼௢௡௩                                                                                                                          
ൌ ௜ܸ௡஼௢௡௩
ଶ
ܼ௜௡஼௢௡௩
ൌ
ሾሺ0.0108 כ ܵܲܯ ൅ .9695ሻ כ ܴ݁ݏ݅ݏݐܽ݊ܿ݁ ܮ݁ݒ݈݁ ൅ 3.143ሿଶ
10Ω
 
 
 
To adjust the output power of the inverter, the control system must vary the phase 
angle between the output voltage of the inverter and the AC Grid. By setting the phase 
angle with a constant input voltage, the input current and impedance of the inverter hold 
constant. The two voltage waveforms should match in amplitude and frequency.  
Equation 11 through Equation 15 shows the case for a single DC-DC converter 
stage. For the most part, the grid voltage, inverter output voltage, inverter input voltage, 
efficiencies, converter input impedance, and turns ratios hold constant. For additional 
stages, the efficiencies must cascade. Equation 11 and Equation 12 find the phase shift 
angle of the inverter for a given elliptical machine output power and known efficiencies 
of the converter and inverter. 
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Equation 11: Inverter Output Power 
௢ܲூ௡௩ ൌ ܸீ ௥௜ௗ ௢ܸூ௡௩ sin ߠ ൌ ߟ஼௢௡௩ߟூ௡௩ ௢ܲா௟௟௜௣௧௜௖௔௟ 
 
 
Equation 12: Inverter Phase Shift Angle 
ߠ ൌ sinିଵ
ߟ஼௢௡௩ߟூ௡௩ ௢ܲா௟௟௜௣௧௜௖௔௟
ܸீ ௥௜ௗ ௢ܸூ௡௩
 
 
Equation 13 and Equation 14 show the input impedance for a set elliptical 
machine output power and inverter input voltage. 
 
Equation 13: Inverter Input Power 
௜ܲ௡ூ௡௩ ൌ ߟ஼௢௡௩ ௢ܲா௟௟௜௣௧௜௖௔௟ 
 
 
Equation 14: Inverter Input Impedance 
ܼ௜௡ூ௡௩ ൌ
௜ܸ௡ூ௡௩
ଶ
௜ܲ௡ூ௡௩
ൌ ௜ܸ௡ூ௡௩
ଶ
ߟ஼௢௡௩ ௢ܲா௟௟௜௣௧௜௖௔௟
 
 
 
The following equations derive the duty cycle of a constant conduction mode 
Boost converter in terms of efficiency, input impedance, and output impedance. This 
allows setting constant input impedance for a given efficiency and inverter input 
impedance. Appendix F shows the successful proof of full controllability and 
observability of all modes of the FSBB converter via state space analysis. It also, derives 
the state space equations for each mode, and a state space controller. The controller 
allows for specific pole placement for desired performance criteria.  
 
Equation 15:  Boost Converter Duty Cycle Derivation 
௢ܸ஼௢௡௩ ൌ ௜ܸ௡ூ௡௩ 
ܫ௢஼௢௡௩ ൌ ܫ௜௡ூ௡௩ 
ܼ௢஼௢௡௩ ൌ ܼ௜௡ூ௡௩ 
௢ܸ஼௢௡௩ܫ௢஼௢௡௩ ൌ ߟ஼௢௡௩ ௜ܸ௡஼௢௡௩ܫ௜௡஼௢௡௩ 
ܫ௢஼௢௡௩ ൌ
௢ܸ஼௢௡௩
ܼ௜௡ூ௡௩
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ܫ௜௡஼௢௡௩ ൌ
௜ܸ௡஼௢௡௩
ܼ௜௡஼௢௡௩
 
 ௢ܸ஼௢௡௩ ൌ
௜ܸ௡஼௢௡௩
1 െ ܦ
 
ሺ ௜ܸ௡஼௢௡௩ሻଶ
ሺ1 െ ܦሻଶܼ௜௡ூ௡௩
ൌ
ߟ஼௢௡௩ ௜ܸ௡஼௢௡௩
ଶ
ܼ௜௡஼௢௡௩
 
ܤ݋݋ݏݐ ܥ݋݊ݒ݁ݎݐ݁ݎ: ܦ ൌ 1 െ ඨ
ܼ௜௡஼௢௡௩
ߟ஼௢௡௩ܼ௜௡ூ௡௩
 
 
Through similar derivations, the equations below show the duty cycle for other 
converters in constant conduction mode. The architecture utilizing a Four-Switch Buck-
Boost converter would sense the input power and switch between boost, buck, and buck-
boost modes as the LTC3780 controller.  
 
Equation 16: Buck Converter Duty Cycle Equation 
ܤݑܿ݇ ܥ݋݊ݒ݁ݎݐ݁ݎ: ܦ ൌ ඨ
ߟ஼௢௡௩ܼ௜௡ூ௡௩
ܼ௜௡஼௢௡௩
 
 
Equation 17: Buck-Boost Converter Duty Cycle Equation 
ܤݑܿ݇ െ ܤ݋݋ݏݐ ܥ݋݊ݒ݁ݎݐ݁ݎ: ܦ ൌ
ටߟ஼௢௡௩ܼ௜௡ூ௡௩ܼ௜௡஼௢௡௩
1 ൅ ටߟ஼௢௡௩ܼ௜௡ூ௡௩ܼ௜௡஼௢௡௩
 
 
Equation 18: Flyback Converter Duty Cycle Equation 
ܨ݈ݕܾܽܿ݇ ܥ݋݊ݒ݁ݎݐ݁ݎ: ܦ ൌ  
ටߟ஼௢௡௩ܼ௜௡ூ௡௩݊ଶܼ௜௡஼௢௡௩
1 ൅ ටߟ஼௢௡௩ܼ௜௡ூ௡௩݊ଶܼ௜௡஼௢௡௩
 ݓ݄݁ݎ݁ ݊ ൌ  
ܰ݌
ܰݏ
 
 
Equation 19: Forward Converter Duty Cycle Equation 
ܨ݋ݎݓܽݎ݀ ܥ݋݊ݒ݁ݎݐ݁ݎ: ܦ ൌ ݊ඨ
ߟ஼௢௡௩ܼ௜௡ூ௡௩
ܼ௜௡஼௢௡௩
ݓ݄݁ݎ݁ ݊ ൌ  
ܰ݌
ܰݏ
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For cascaded DC-DC converter stages, examined converter uses the input 
impedance of the successive converter. 
In addition to these new architectures, the power range of the Four-Switch Buck-
Boost converter may increase with the replacement of higher rated components. The 
Enphase microinverter no longer limits the maximum output current of the converter 7.5, 
thus eliminating the maximum input power. Still, this project requires further study on 
feasible and cost effective solutions to energy harvesting from an elliptical machine. 
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CHAPTER 7: CONCLUSION 
 
This thesis defends the Four-Switch Buck-Boost topology as a suitable DC-DC 
converter for regulating the wide input power range of the Precor elliptical machine at 
constant input impedance for a modular energy harvesting approach.  
 In order to choose the correct topology for this application, the project calls for an 
accurate characterization of the system in place. Past teams’ research indicated a typical 
output power for an elliptical machine workout of 60-100W. Also, teams have thought 
the elliptical machine outputs a flat DC voltage to the 10Ω heat dissipating resistor. 
Further testing reveals that the elliptical machine’s output voltage contains high peak to 
peak ripples that require filtering. Also, attaching different load resistances changes the 
output voltage and current characteristics as well as drastically changing the physical 
resistance experienced by the user. To maintain this resistance, the converter must handle 
the input voltages and currents associated by this constant input impedance. The Enphase 
microinverter tests reveal an optimal converter output voltage for the design 
specification. In addition, the efficiency takes a steep drop for power levels under 80W. 
 Six topologies met the design specifications derived from the characterization. 
The design excluded isolated topologies mainly due to costly transformers. The 5V 
minimum input voltage set turns ratios high for a forward converter, and the critical 
magnetizing inductance high for a flyback topology. These requirements necessitate a 
custom and costly transformer design. The buck-boost and Cuk converters output 
negative voltages, and the SEPIC suffers from costs associated with two inductors. The 
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Four-Switch Buck-Boost meets the full input voltage range, and delivers power with 
94.07% efficiency in the typical workout power range, 60-100W. 
 The size constraint from both the ExpressPCB MiniBoardPro service restricted 
the size and number of components, but only using one inductor greatly helped fit all 
necessary components on the board. Even with limited real estate, the PCB allowed 
allocation for sufficient board space for heat sinking through careful selection of the 
MOSFETs. Particular trace layout of vital paths for high current and noise susceptible 
nodes allowed for smooth operation. Replacing the onboard buck converter with a linear 
regulator and a tap to the 12V Precor elliptical battery helped bring the cost down. In the 
end, the converter cost roughly $80 in parts alone. This leaves about $345 left to spend on 
installation and parts for the DC-DC converter and/or microinverter to achieve zero 
lifecycle cost.  
From the design and test phases, magnetics factors in heavily. On the surface, one 
must consider the size and cost. In more depth, the specifications must balance the high 
inductance for the low minimum input voltage, saturation current ratings, operation 
frequency, and turns ratios for transformers. A custom inductor/transformer design may 
increase the cost significantly as to weaken the cost effectiveness. The use of a readily 
available inductor for the FSBB converter helped decrease design time and converter 
cost. 
 After the full system test, results show the microinverter does not perform as 
expected. The maximum power point tracking algorithm doesn’t allow the circuit to 
mimic a constant resistance. Instead, it draws too much current, causing the converter to 
deregulate. In other words, a solar inverter functions incompatibly with the system. A 
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wind inverter may work, but needs a centralized infrastructure since they usually handle 
much higher power ranges. This project needs higher level approach for energy 
harvesting by designing a DC-DC converter working in concert with an inverter.  
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Appendix A: LTC3780 First Design Netlist 
 
* C:\Documents and Settings\Rem\Desktop\Master\Old Circuits\Master.asc 
XU1 N007 N018 N019 N020 N017 N014 0 N006 0 0 NC_01 N013 N008 N002 N003 N004 0 N012 N005 
0 N001 N011 N010 N009 LTC3780 
M§Q1 IN N002 N003 N003 SUD40N04-10A 
M§Q2 N003 N004 N015 N015 SUD40N04-10A 
M§Q3 OUT N010 N011 N011 SUD40N04-10A 
M§Q4 N011 N012 N015 N015 SUD40N04-10A 
L1 N003 N011 1000µ Rser=0.005 Rpar=2K 
R1 N015 0 .018 
R2 N015 0 .018 
C2 IN 0 27µ Rser=0.1 
C3 N005 0 4.7µ 
C4 N018 0 .001µ 
R3 N017 N016 100K 
C5 N016 0 .01µ 
R4 N015 N019 100 
R5 0 N020 100 
V1 IN 0 60 
R6 N001 N006 51K 
R7 OUT N014 440k 
R8 N014 0 10k 
C6 N009 N011 .22µ 
C7 N008 N003 .22µ 
C8 N013 0 .001µ 
R9 N005 N007 100K 
D1 N011 OUT 30BQ060 
D2 N015 N003 MBRS1100 
C9 OUT 0 22µ Rser=0.01 
C10 IN 0 3.3µ Rser=0.01 
C11 N020 N019 100p 
C12 N017 0 100p 
D3 0 N006 1N750 
D4 N005 N009 PMEG6010AED 
D5 N005 N008 MBRS1100 
C1 OUT 0 390µ Rser=0.05 
I1 OUT 0 7.5 load 
V2 N001 0 30 
.model D D 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.dio 
.model NMOS NMOS 
.model PMOS PMOS 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.mos 
.tran 6m steady startup 
.lib LTC3780.sub 
.backanno 
.end 
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Appendix B: LT1871 Design Netlist 
 
* C:\Documents and Settings\Rem\Desktop\Master\Old Circuits\LTC1871_sepic.asc 
M§Q1 N003 N007 0 0 SUD40N04-10A 
R1 N008 0 80.6K 
R2 N009 0 4k 
R3 OUT N009 113.25k 
L1 IN N003 10µ Rser=0.010 
D1 N004 OUT MBR20100CT 
R4 N006 N005 33.2K 
C1 N005 0 6800p 
C2 N006 0 50p 
XU1 N002 N006 N009 N008 N001 0 N007 N001 IN N003 LTC1871 
V1 IN 0 52 
C3 N001 0 4.7µ Rser=0.05 
L2 0 N004 10µ Rser=0.010 
I1 OUT 0 7.5 load 
C4 IN 0 33µ Rser=0.002 
C5 N004 N003 10µ Rser=0.002 
C6 OUT 0 150µ Rser=.01 
R5 N002 0 133K 
R6 IN N002 274K 
C7 0 OUT 10µ Rser=0.002 
.model D D 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.dio 
.model NMOS NMOS 
.model PMOS PMOS 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.mos 
K1 L1 L2 1 
.tran 10m steady startup 
.lib LTC1871.sub 
.backanno 
.end 
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Appendix C: LTC3813 Netlist 
 
* C:\Documents and Settings\Rem\Desktop\Master\Old Circuits\thesis boost.asc 
V1 IN 0 25 
R1 OUT N003 610k 
M§Q1 IN N001 N002 N002 IRF1310 
R2 IN N001 50k 
D1 N002 N005 1N4148 
C1 N005 N007 .1µ 
C2 N002 0 1µ 
L1 IN N007 15µ Rser=10m 
D2 N007 OUT MBRS1100 
R3 OUT N011 300k 
R4 N011 0 6.63k 
C3 OUT 0 460µ Rser=10m 
C4 N009 N011 330p Rser=300K Cpar=150p 
C5 N008 0 1000p 
C6 IN 0 1µ 
M§Q2 N007 N010 0 0 Si7850DP m=2 
XU2 N003 MP_01 MP_02 N004 N002 NC_01 0 N009 N011 NC_02 N008 0 N002 N002 N001 0 N002 
N002 N010 0 0 MP_03 MP_04 MP_05 N007 N007 N006 N005 LTC3813 
M§Q3 OUT N006 N007 N007 Si7850DP 
R5 IN N004 200k 
R6 N004 0 17.25k 
I1 OUT 0 1.94 load 
C7 IN 0 68µ 
.model D D 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.dio 
.model NMOS NMOS 
.model PMOS PMOS 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.mos 
.tran 5m steady startup 
.lib LTC3813.sub 
.backanno 
.end 
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Appendix D: LTC3810 Netlist 
 
* C:\Documents and Settings\Rem\Desktop\Master\Old Circuits\thesis.asc 
R1 IN N003 681k 
M§Q1 IN N001 N002 N002 BSH114 
R2 IN N001 70k 
D1 N002 N004 1N4148 
C1 N004 N006 .1µ 
M§Q2 IN N005 N006 N006 Si7852DP 
M§Q3 N006 N009 0 0 Si7852DP 
C2 N002 0 1µ 
L1 N006 OUT 15µ 
D2 0 N006 MBRS1100 
R3 OUT N010 300k 
R4 N010 0 7.947k 
C3 OUT 0 270µ Rser=10m 
C4 N008 N010 33p 
C5 N007 0 1000p 
XU1 N003 MP_01 MP_02 N002 N002 NC_01 0 N008 N010 NC_02 N007 0 N002 N002 N001 OUT N002 
N002 N009 0 0 MP_03 MP_04 MP_05 N006 N006 N005 N004 LTC3810 
R6 N011 N010 90.9k 
C7 N008 N011 220p 
V1 IN 0 50 
I1 OUT 0 7.5 load 
C6 OUT 0 10µ 
C8 IN 0 1µ 
C9 IN 0 68µ 
.model D D 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.dio 
.model NMOS NMOS 
.model PMOS PMOS 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.mos 
.tran 5m startup 
.lib LTC3810.sub 
.backanno 
.end 
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Appendix E: LTC3780 Final Design Netlist 
 
* C:\Documents and Settings\Rem\Desktop\Master\Master.asc 
XU1 NC_01 N029 N032 N033 N028 N026 0 N013 NC_02 N030 NC_03 N025 N007 N017 0 N021 0 
N023 N007 NC_04 N001 0 N018 N007 LTC3780 
M§Q1 IN N016 N011 N011 BSZ123N08NS3 
C1 N007 0 4.7µ 
M§Q2 OUT N019 N015 N015 BSZ123N08NS3 
M§Q3 N015 N024 N022 N022 BSZ123N08NS3 
V1 IN 0 25 
C2 OUT 0 22µ Rser=0.003 
R1 N026 0 10k 
R2 OUT N026 442k 
R3 N022 0 5m 
C3 N007 0 0.1µ 
M§Q4 N011 N020 N022 N022 BSZ123N08NS3 
D2 N022 N011 MBR20100CT 
D3 N015 OUT MBR20100CT 
L1 N011 N015 22µ Rser=0.005 
XU2 N017 N021 N001 N020 MP_01 N012 N016 N011 0 LTC4444 
D4 N001 N012 MMSD4148 
C8 N012 N011 0.22µ 
C9 N001 0 1µ 
C10 N025 0 100p 
R6 N032 N022 100 
R7 N033 0 100 
C11 N033 N032 68p 
R8 N001 N013 51K 
C12 N029 0 100p 
C13 OUT 0 330µ Rser=0.005 
C14 IN 0 2.2µ 
C15 IN 0 1000µ 
C16 0 N028 100p 
C17 0 N027 .0047µ 
R11 N028 N027 220k 
I1 OUT 0 2 load 
XU3 N018 N023 N001 N024 MP_02 N014 N019 N015 0 LTC4444 
C4 N015 N014 0.22µ 
D1 N001 N014 MMSD4148 
C5 N001 0 1µ 
XU4 N001 N003 N004 IN N002 N006 NC_05 N010 N009 N005 0 LT3980 
R4 N005 0 432k 
R10 N010 N001 402k 
R12 0 N010 50k 
C6 N003 N004 0.47µ 
C19 N010 N001 22p 
C18 N009 N008 1000p Rser=4.75k 
D5 N006 N004 MBRS1100 
L2 N004 N001 47µ 
C20 N001 0 47µ 
C21 N007 0 0.1µ 
R9 IN N002 15k 
C22 N002 0 0.22µ 
C7 N031 N030 .01µ 
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R5 N031 0 10k 
R13 N008 0 4.75k 
D6 N022 N011 MBR20100CT 
D7 N015 OUT MBR20100CT 
.model D D 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.dio 
.model NMOS NMOS 
.model PMOS PMOS 
.lib C:\PROGRA~1\LTC\LTSPIC~1\lib\cmp\standard.mos 
.tran 2m steady startup 
.lib LT3980.sub 
.lib LTC3780.sub 
.lib LTC4444.sub 
.backanno 
.end 
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Appendix F: EE513 FSBB Controller Design Project Excerpt 
Derivations 
 Currently, I was not able to find the state equations for all three modes of 
operation of the FSBB. Thus, this project will aim to find these state equations and see if 
the proposed idea is viable. Since the FSBB converter will be modeled in the three 
different modes, these equations hold true to the typical boost, buck, and positive output 
voltage buck-boost converters. The final results will also be kept in terms of variables of 
the system since for the EHFEM application the duty cycle and output resistance R 
change because of the variable input voltage and power. This also is providing analysis 
for the general boost, buck, and buck-boost cases. 
State Space Equations 
 To derive the state space equations for this converter, each mode needs to be 
evaluated separately. Then in each mode, each state of the switch needs to be analyzed to 
find their respective state space equations. Using these equations, the state matrix A, 
input matrix B, output matrix C, and feed through matrix D can be determined for the 
block diagram representation as shown in Figure 66 to match the following equations. 
࢞ሶ ሺݐሻ ൌ ࡭࢞ሺݐሻ ൅ ࡮࢛ሺݐሻ 
࢟ሺݐሻ ൌ ࡯࢞ሺݐሻ ൅ ࡰ࢛ሺݐሻ 
 
Figure 66: Block Diagram Representation of State Space Equations 
 Since each mode has two states in which they operate, closed switch and opened 
switch, the equivalent matrices are calculated by the state averaging method [1]. The duty 
cycle is used to proportion the matrices to give the equivalent matrix. The following 
equations show how this is done. The non-bold ‘D’ represents the duty cycle, percentage 
in a period that the switch is closed. The matrices with the subscript 1 are the matrices 
that describe the state equations when the switch is closed, and the subscript 2 denotes an 
open switch. The feed through matrix for these modes is always the null matrix. 
࡭ ൌ ܦ࡭૚ ൅ ሺ1 െ ܦሻ࡭૛ 
࡮ ൌ ܦ࡮૚ ൅ ሺ1 െ ܦሻ࡮૛ 
࡯ ൌ ܦ࡭࡯૚ ൅ ሺ1 െ ܦሻ࡯૛ 
ࡰ ൌ ܦࡰ૚ ൅ ሺ1 െ ܦሻࡰ૛ 
 The following pages are the derivations of these matrices. 
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Boost Mode 
 
 
Figure 67: Boost Converter Schematic 
 
Figure 68: Boost Converter with Closed Switch 
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Figure 69: Boost Converter with Open Switch 
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Buck Mode
 
Figure 70: Buck Converter Schematic 
 
Figure 71: Buck Converter with Closed Switch 
For the buck converter when the switch 
is closed, the state equations are exactly 
the same as the boost converter when the 
switch is open, as shown by Figures 8 
and 10. 
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Figure 72: Buck Converter with Open Switch 
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In this state, the equations for capacitor 
current, inductor current, and output voltage 
are the same as in state 1. Thus, the 
equations for ݔଶሶ  and ݒை are also the same. 
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Buck-Boost Mode 
 
For the buck-boost mode, the converter 
operates as state 1 in boost mode when 
switches Q1 and Q2 are closed and acts 
like state 2 in buck mode when they’re 
open. Thus, the state equations are the 
same as in those states. 
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ܦ 0
ሺ1 െ ܦሻܴݎ௖
ܴ ൅ ݎ஼
ܴ
ܴ ൅ ݎ஼
൩ 
ࡰ࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ ൌ ܦࡰ૚࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ ൅ ሺ1 െ ܦሻࡰ૛࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ ൌ ቂ
0
0
ቃ 
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Open Loop Transfer Functions 
 The following equation is used to find the transfer functions from the state space 
equation matrices. The feed through matrix can be neglected since it is the null matrix for 
all modes. 
 
ࡴሺݏሻ ൌ ࡯ሺݏࡵ െ ࡭ሻିଵ࡮ ൅ ࡰ 
 
The following is a step-by-step derivation of the transfer function using variables 
in each matrix to ease computation. Variables c2 and b2 are zero for all state space 
equations. 
 
ࡴሺݏሻ ൌ ቂ
ܿ1 ܿ2
ܿ3 ܿ4
ቃ ቀቂݏ 0
0 ݏ
ቃ െ ቂ
ܽ1 ܽ2
ܽ3 ܽ4
ቃቁ
െ1
൤
ܾ1
ܾ2
൨ 
ࡴሺݏሻ ൌ ቂ
ܿ1 0
ܿ3 ܿ4
ቃ ቂ
ݏ െ ܽ1 െܽ2
െܽ3 ݏ െ ܽ4
ቃ
െ1
ቂܾ1
0
ቃ 
ࡴሺݏሻ ൌ ቂ
ܿ1 0
ܿ3 ܿ4
ቃ
1
ሺݏ െ ܽ4ሻሺݏ െ ܽ1ሻ െ ܽ2ܽ3
ቂ
ݏ െ ܽ4 ܽ2
ܽ3 ݏ െ ܽ1
ቃ ቂܾ1
0
ቃ 
ࡴሺݏሻ ൌ
1
ሺݏ െ ܽ4ሻሺݏ െ ܽ1ሻ െ ܽ2ܽ3
ቂ
ܿ1 0
ܿ3 ܿ4
ቃ ൤
ሺݏ െ ܽ4ሻܾ1
ܽ3ܾ1
൨ 
ࡴሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
1
ሺݏ െ ܽ4ሻሺݏ െ ܽ1ሻ െ ܽ2ܽ3
൤
ሺݏ െ ܽ4ሻܾ1ܿ1
ሺݏ െ ܽ4ሻܾ1ܿ3 ൅ ܾ1ܽ3ܿ4
൨ 
 
 
 
For further simplification, the equivalent series resistances of the capacitors and inductors 
shall be assumed to be zero. This simplifies the matrices into the following: 
 
࡭࡮࢕࢕࢙࢚ ൌ ൦
0
െሺ1 െ ܦሻ
ܮ
1 െ ܦ
ܥ
െ1
ܴܥ
൪      ࡮࡮࢕࢕࢙࢚ ൌ ൥
1
ܮ
0
൩     ࡯࡮࢕࢕࢙࢚ ൌ ቂ
1 0
0 1
ቃ 
 
࡭࡮࢛ࢉ࢑ ൌ ൦
0
െ1
ܮ
1
ܥ
െ1
ܴܥ
൪   ࡮࡮࢛ࢉ࢑ ൌ ൥
ܦ
ܮ
0
൩   ࡯࡮࢛ࢉ࢑ ቂ
ܦ 0
0 1
ቃ 
࡭࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ ൌ ൦
0
െሺ1 െ ܦሻ
ܮ
1 െ ܦ
ܥ
െ1
ܴܥ
൪   ࡮࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ ൌ ൥
ܦ
ܮ
0
൩  ࡯࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ ൌ ቂ
ܦ 0
0 1
ቃ 
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Using these simplified the values the transfer functions are as follows: 
ࡴሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
1
ݏሺݏ െ ܽ4ሻ െ ܽ2ܽ3
൤
ሺݏ െ ܽ4ሻܾ1ܿ1
ܾ1ܽ3
൨ 
ࡴ࡮࢕࢕࢙࢚ሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
ۏ
ێ
ێ
ێ
ێ
ێ
ۍ
1
ܮ ቀݏ ൅
1
ܴܥቁ
ݏ ቀݏ ൅ 1ܴܥቁ ൅
ሺ1 െ ܦሻଶ
ܮܥ
1 െ ܦ
ܮܥ
ݏ ቀݏ ൅ 1ܴܥቁ ൅
ሺ1 െ ܦሻଶ
ܮܥ ے
ۑ
ۑ
ۑ
ۑ
ۑ
ې
 
ࡴ࡮࢛ࢉ࢑ሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
ۏ
ێ
ێ
ێ
ێ
ێ
ۍ ܦ
ଶ
ܮ ቀݏ ൅
1
ܴܥቁ
ݏ ቀݏ ൅ 1ܴܥቁ ൅
1
ܮܥ
ܦ
ܮܥ
ݏ ቀݏ ൅ 1ܴܥቁ ൅
1
ܮܥ ے
ۑ
ۑ
ۑ
ۑ
ۑ
ې
 
ࡴ࡮࢛ࢉ࢑࡮࢕࢕࢙࢚ሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
ۏ
ێ
ێ
ێ
ێ
ێ
ێ
ۍ ܦ
ଶ
ܮ ቀݏ ൅
1
ܴܥቁ
ݏ ቀݏ ൅ 1ܴܥቁ ൅
ሺ1 െ ܦሻଶ
ܮܥ
ܦሺ1 െ ܦሻ
ܮܥ
ݏ ቀݏ ൅ 1ܴܥቁ ൅
ሺ1 െ ܦሻଶ
ܮܥ ے
ۑ
ۑ
ۑ
ۑ
ۑ
ۑ
ې
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Controllability 
For these modes to be controllable the rank controllability matrix P must be equal or 
greater than the dimension of the state matrix A. The dimension of these state matrices is 2. The 
controllability matrix for n=2 is as follows: 
ࡼ ൌ ሾ࡮|࡭࡮ሿ ൌ ൤
ܾଵ ܾଵܽଵ
0 ܾଵܽଷ
൨ 
ࡼ஻௢௢௦௧ ൌ ൦
1
ܮ
0
0
1 െ ܦ
ܮܥ
൪ ; ݎܽ݊݇ሺࡼ஻௢௢௦௧ሻ ൌ 2 ൌ ݊ ׵ ܥ݋݉݌݈݁ݐ݈݁ݕ ܥ݋݊ݐݎ݋݈݈ܾ݈ܽ݁ 
ࡼ஻௨௖௞ ൌ ൦
1
ܮ
0
0
1
ܮܥ
൪ ; ݎܽ݊݇ሺࡼ஻௢௢௦௧ሻ ൌ 2 ൌ ݊ ׵ ܥ݋݉݌݈݁ݐ݈݁ݕ ܥ݋݊ݐݎ݋݈݈ܾ݈ܽ݁ 
ࡼ஻௨௖௞஻௢௢௦௧ ൌ ൦
1
ܮ
0
0
1 െ ܦ
ܮܥ
൪ ; ݎܽ݊݇ሺࡼ஻௢௢௦௧ሻ ൌ 2 ൌ ݊ ׵ ܥ݋݉݌݈݁ݐ݈݁ݕ ܥ݋݊ݐݎ݋݈݈ܾ݈ܽ݁ 
 
Output Controllability 
For these modes to be output controllable the rank matrix Po must be equal to the 
dimension of the output matrix C. The dimension of these output matrices is 1. The 
controllability matrix for n=2 is as follows: 
 
ࡼ࢕ ൌ ሾ࡯࡮|࡯࡭࡮ሿ ൌ ൤
0 0
ܾଵܿଷ ܾଵܽଷܿଷ ൅ ܾଵܽଷܿସ
൨ 
ࡼ࢕஻௢௢௦௧ ൌ ൥
0 0
0
1
ܮܥ
൩ ; ݎܽ݊݇ሺࡼ࢕஻௢௢௦௧ሻ ൌ 1 ൌ ݉ ׵ ܱݑݐ݌ݑݐ ܥ݋݊ݐݎ݋݈݈ܾ݈ܽ݁ 
ࡼ࢕஻௨௖௞ ൌ ൥
0 0
0
ܦ
ܮܥ
൩ ; ݎܽ݊݇ሺࡼ࢕஻௢௢௦௧ሻ ൌ 1 ൌ ݉ ׵ ܱݑݐ݌ݑݐ ܥ݋݊ݐݎ݋݈݈ܾ݈ܽ݁ 
ࡼ࢕஻௨௖௞஻௢௢௦௧ ൌ ൥
0 0
0
ܦሺ1 െ ܦሻ
ܮܥ
൩ ; ݎܽ݊݇ሺࡼ࢕஻௢௢௦௧ሻ ൌ 1 ൌ ݉ ׵ ܱݑݐ݌ݑݐ ܥ݋݊ݐݎ݋݈݈ܾ݈ܽ݁ 
Observability 
For these modes to be observable the rank observability matrix Q must be equal or 
greater than the dimension of the state matrix A. The dimension of these state matrices is 2. The 
controllability matrix for n=2 is as follows: 
ࡽ ൌ ቂ ܥ
ܥܣ
ቃ ൌ ൦
ܿଵ ܿଶ
ܿଷ ܿସ
ܿଵܽଵ ൅ ܿଶܽଷ ܿଵܽଶ ൅ ܿଶܽସ
ܿଷܽଵ ൅ ܿସܽଷ ܿଷܽଶ ൅ ܿସܽସ
൪ 
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Controller Design 
 For simplification of the controller design, the following matrices are substituted 
in for matrices A, B, and C, since they do not contain specific values and some values are 
either one or zero for all modes. The following equations are the derivation for the 
feedback matrix K using Ackerman’s formula, in Figure 73. 
 
Figure 73: State Space Model with Feedback 
࡭ ൌ ൤
0 ܽଶ
ܽଷ ܽସ
൨      ࡮ ൌ ቂܾଵ
0
ቃ      ࡯ ൌ ቂܿଵ 0
0 1
ቃ 
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ܣܿ݇݁ݎ݉ܽ݊ᇱݏ ܨ݋ݎ݉ݑ݈ܽ: ࡷ ൌ ࢒࢔் כ ࡹ࡯
ିଵ כ ∆ᇱሺ࡭ሻ 
࢒࢔ܶ ൌ ሾ0 1ሿ 
ࡹ࡯ ൌ ሾ࡮|࡭࡮ሿ ൌ ൤
ܾଵ 0
0 ܾଵܽଷ
൨ 
ࡹ࡯
ି૚ ൌ
ۏ
ێ
ێ
ێ
ۍ
1
ܾଵ
0
0
1
ܽଷܾଵے
ۑ
ۑ
ۑ
ې
 
Let the desired characteristic equation have poles at s equals –p1 and –p2.  The following 
is the characteristic equation. 
∆Ԣሺߣሻ ൌ ൫ߣ ൅ ݌1൯൫ߣ ൅ ݌2൯ ൌ ߣ
2 ൅ ൫݌1 ൅ ݌2൯ߣ ൅ ݌1݌2 
∆Ԣሺ࡭ሻ ൌ ࡭2 ൅ ൫݌1 ൅ ݌2൯࡭ ൅ ݌1݌2ࡵ
ൌ ቂ
ܽ2ܽ3 ܽ2ܽ4
ܽ3ܽ4 ܽ2ܽ3 ൅ ܽ3ܽ4
ቃ ൅ ቈ
0 ൫݌1 ൅ ݌2൯ܽ2
൫݌1 ൅ ݌2൯ܽ3 ൫݌1 ൅ ݌2൯ܽ4
቉ ൅ ቈ
݌1݌2 0
0 ݌1݌2
቉
ൌ ቈ
ܽ2ܽ3 ൅ ݌1݌2 ܽ2ܽ4 ൅ ൫݌1 ൅ ݌2൯ܽ2
ܽ3ܽ4 ൅ ൫݌1 ൅ ݌2൯ܽ3 ܽ2ܽ3 ൅ ܽ3ܽ4 ൅ ݌1݌2 ൅ ൫݌1 ൅ ݌2൯ܽ4
቉ 
ࡷ ൌ ሾ0 1ሿ כ
ۏ
ێ
ێ
ێ
ۍ
1
ܾଵ
0
0
1
ܽଷܾଵے
ۑ
ۑ
ۑ
ې
כ ൤
ܽଶܽଷ ൅ ݌ଵ݌ଶ ܽଶܽସ ൅ ሺ݌ଵ ൅ ݌ଶሻܽଶ
ܽଷܽସ ൅ ሺ݌ଵ ൅ ݌ଶሻܽଷ ܽଶܽଷ ൅ ܽଷܽସ ൅ ݌ଵ݌ଶ ൅ ሺ݌ଵ ൅ ݌ଶሻܽସ
൨
ൌ
1
ܾଵ
൤ܽସ ൅ ݌ଵ ൅ ݌ଶ ܽଶ ൅ ܽସ ൅
݌ଵ݌ଶ ൅ ሺ݌ଵ ൅ ݌ଶሻܽସ
ܽଷ
൨ 
ࡷ࡮࢕࢕࢙࢚ ൌ ܮ ቎
െ1
ܴܥ
൅ ݌1 ൅ ݌2
െሺ1 െ ܦሻ
ܮ
൅
െ1
ܴܥ
൅
݌1݌2 ൅ ൫݌1 ൅ ݌2൯
െ1
ܴܥ
1 െ ܦ
ܥ
቏ 
ࡷ࡮࢛ࢉ࢑ ൌ
ܮ
ܦ
቎
െ1
ܴܥ
൅ ݌1 ൅ ݌2
െ1
ܮ
൅
െ1
ܴܥ
൅
݌1݌2 ൅ ൫݌1 ൅ ݌2൯
െ1
ܴܥ
1
ܥ
቏ 
ࡷ࡮࢛ࢉ࢑ ൌ
ܮ
ܦ
቎
െ1
ܴܥ
൅ ݌1 ൅ ݌2
െሺ1 െ ܦሻ
ܮ
൅
െ1
ܴܥ
൅
݌1݌2 ൅ ൫݌1 ൅ ݌2൯
െ1
ܴܥ
1 െ ܦ
ܥ
቏ 
 
The following equations are used to find the equivalent matrices A’, B’, and C’ 
for the closed loop form, where r is the identity matrix and D is the zero matrix. 
࡭Ԣ ൌ ࡭ െ ࡮ࡷ  ;    ࡮Ԣ ൌ ࡮࢘ ൌ ࡮   ;   ࡯Ԣ ൌ ࡯ െ ࡰࡷ ൌ ࡯ 
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࡭Ԣ ൌ ൤ 0 ܽ2ܽ3 ܽ4
൨ െ ൤ܾ1
0
൨
1
ܾ1
ቈܽ4 ൅ ݌1 ൅ ݌2 ܽ2 ൅ ܽ4 ൅
݌1݌2 ൅ ൫݌1 ൅ ݌2൯ܽ4
ܽ3
቉
ൌ ܽ3 ቎
0 0
ܽ4 ൅ ݌1 ൅ ݌2 ܽ2 ൅ ܽ4 ൅
݌1݌2 ൅ ൫݌1 ൅ ݌2൯ܽ4
ܽ3
቏ 
Using this new state matrix, it is apparent that the new controllability matrix P 
will be a diagonal matrix with rank two as long as ܽ4 ൅ ݌1 ൅ ݌2 ് 0, proving that the 
new system with feedback will also be completely controllable. This is shown below. 
ࡼ ൌ ሾ࡮|࡭࡮ሿ ൌ ൤
ܾଵ 0
0 ܾଵܽଷሺܽସ ൅ ݌ଵ ൅ ݌ଶሻ
൨ 
It is also apparent from the following equation that the new observability matrix 
Q also has rank two, making the system completely observable. 
ࡽ ൌ ቂ ܥ
ܥܣ
ቃ ൌ
ۏ
ێ
ێ
ێ
ۍ
ܿଵ 0
0 ܿସ
0 0
ܿସܽଷሺܽ4 ൅ ݌1 ൅ ݌2ሻ ܿସܽଷሺܽ2 ൅ ܽ4 ൅
݌1݌2 ൅ ൫݌1 ൅ ݌2൯ܽ4
ܽ3
ሻ
ے
ۑ
ۑ
ۑ
ې
 
Closed Loop Transfer Functions 
 The following equation is used to find the transfer functions from the state space 
equation matrices with the feedback matrix K. The feed through matrix can be neglected 
since it is the null matrix for all modes. 
 
ࡴԢሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
1
ݏ ൬ݏ െ ܽଷሺܽଶ ൅ ܽସ ൅
݌ଵ݌ଶ ൅ ሺ݌ଵ ൅ ݌ଶሻܽସ
ܽଷ
ሻ൰
቎ቆݏ െ ܽଷሺܽଶ ൅ ܽସ ൅
݌ଵ݌ଶ ൅ ሺ݌ଵ ൅ ݌ଶሻܽସ
ܽଷ
ሻቇ ܾ1ܿ1
ܾ1ܽ3
቏ 
ࡴԢ࡮࢕࢕࢙࢚ሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
ۏ
ێ
ێ
ێ
ێ
ۍ
1
ݏܮ
1 െ ܦ
ܮܥ
ݏ ൬ݏ ൅
ሺ1 െ ܦሻଶ
ܮܥ ൅
1 െ ܦ
ܴܥଶ െ ݌ଵ݌ଶ ൅
ሺ݌ଵ ൅ ݌ଶሻ
1
ܴܥ൰ے
ۑ
ۑ
ۑ
ۑ
ې
 
ࡴԢ࡮࢛ࢉ࢑ሺݏሻ ൌ
ۏ
ێ
ێ
ۍ
ࡵ࢏࢔ሺݏሻ
ࢁሺݏሻ
ࢂࡻሺݏሻ
ࢁሺݏሻ ے
ۑ
ۑ
ې
ൌ
ۏ
ێ
ێ
ێ
ێ
ۍ ܦ
2
ݏܮ
ܦ
ܮܥ
ݏ ቀݏ ൅ 1ܮܥ ൅
1
ܴܥଶ െ ݌ଵ݌ଶ ൅
ሺ݌ଵ ൅ ݌ଶሻ
1
ܴܥቁے
ۑ
ۑ
ۑ
ۑ
ې
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ൌ ሻݏሺ࢚࢙࢕࢕࡮࢑ࢉ࢛࡮Ԣࡴ
ۏ
ێ
ێ
ۍ
ሻݏሺ࢔࢏ࡵ
ሻݏሺࢁ
ሻݏሺࡻࢂ
ے ሻݏሺࢁ
ۑ
ۑ
ې
ൌ
ۏ
ێ
ێ
ێ
ێ
ܦ ۍ
2
ܮݏ
ሻܦ െ 1ሺܦ
ܥܮ
൅ ݏ൬ ݏ
ଶሻܦ െ 1ሺ
൅ ܥܮ
ܦ െ 1
൅ ଶ݌ଵ݌ െ ଶܥܴ
ሻଶ݌ ൅ ଵ݌ሺ
1
ے൰ܥܴ
ۑ
ۑ
ۑ
ۑ
ې
 
 
 
 
